Co-Embedding Additional Security Data and Obfuscating Low-Level FPGA Program Code

The paper is devoted to the issues of equivalent transformation of the FPGA program code in order to protect the integrity of this code. The paper considers an approach in which a digital watermark is covertly embedding into the FPGA program code. This digital watermark contains the monitoring data needed to implement the code integrity monitoring procedure. As a result, the digital watermark is hidden in the program code and forms a single whole with the program code. The embedded digital watermark does not change the characteristics of the device and does not make changes to its operation. Due to this approach, the fact of performing integrity monitoring in relation to program code is not obvious to an external observer. At the same time, monitoring data is also hidden and inaccessible. The paper proposes a method that improves integrity monitoring by jointly perform two processes: embedding secret additional data into the FPGA program code and obfuscating this program code. Moreover, both of these processes are proposed to be performed using one common system of equivalent transformations for the elementary units of the FPGA program code. Improved integrity monitoring is seen in the fact that the probability of detecting a digital watermark in FPGA program code is reduced. The paper describes an experiment showing the advantage of the proposed method over existing methods. The paper also provides recommendations on the possibility of using the method in areas that are related to the task of monitoring the integrity for FPGA program code.

[1]  W. Gharibi,et al.  Algebra-logical method for SOC embedded memory repair , 2008, 2008 15th International Conference on Mixed Design of Integrated Circuits and Systems.

[2]  Alexander V. Drozd,et al.  Use of Natural LUT Redundancy to Improve Trustworthiness of FPGA Design , 2016, ICTERI.

[3]  Vyacheslav Kharchenko,et al.  Green computing and communications in critical application domains: Challenges and solutions , 2013, The International Conference on Digital Technologies 2013.

[4]  Oleksandr Drozd,et al.  Formation of the Interval Stego Key for the Digital Watermark Used in Integrity Monitoring of FPGA-based Systems , 2020, IntelITSIS.

[5]  A. Arockia Bazil Raj FPGA-Based Embedded System Developer's Guide , 2018 .

[6]  Giorgio Di Natale,et al.  Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment , 2017 .

[7]  Chalee Vorakulpipat,et al.  Digital Watermarking: Techniques and Trends , 2016 .

[8]  Oleksandr Drozd,et al.  The detection method of probable areas of hardware Trojans location in FPGA-based components of safety-critical systems , 2018, 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT).

[9]  B.K. Yi,et al.  Digital signatures , 2006, IEEE Potentials.

[10]  Sheng Wen,et al.  Advances in Information Security , 2010 .

[11]  Oleksandr Drozd,et al.  Increasing the Effective Volume of Digital Watermark Used in Monitoring the Program Code Integrity of FPGA-Based Systems , 2019, 2019 IEEE East-West Design & Test Symposium (EWDTS).

[12]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[13]  William Stallings,et al.  Cryptography and network security - principles and practice (3. ed.) , 2014 .

[14]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[15]  Abid Yahya,et al.  Steganography Techniques for Digital Images , 2018 .

[16]  Martin Steinebach,et al.  Leakage detection and tracing for databases , 2013, IH&MMSec '13.

[17]  Ching-Nung Yang,et al.  Steganography and Watermarking , 2013 .

[18]  Kapil Juneja,et al.  FRAME SELECTIVE AND DYNAMIC PATTERN BASED MODEL FOR EFFECTIVE AND SECURE VIDEO WATERMARKING , 2019, International Journal of Computing.

[19]  Vyacheslav Kharchenko,et al.  Development of Models in Resilient Computing , 2019, 2019 10th International Conference on Dependable Systems, Services and Technologies (DESSERT).

[20]  Wim Vanderbauwhede,et al.  High-Performance Computing Using FPGAs , 2013 .

[21]  Alexander Barkalov,et al.  Synthesis and Optimization of FPGA-Based Systems , 2014 .

[22]  Matt Bishop,et al.  What Is Computer Security? , 2003, IEEE Secur. Priv..

[23]  Vladimir Hahanov,et al.  Qubit description of the functions and structures for computing , 2016, 2016 IEEE East-West Design & Test Symposium (EWDTS).

[24]  Michael Land,et al.  Computer and Information Security , 2013 .

[25]  William Stallings,et al.  Cryptography and Network Security: Principles and Practice , 1998 .

[26]  A. Drozd,et al.  Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness , 2019 .

[27]  Oleksandr Martynyuk,et al.  Improving of a Circuit Checkability and Trustworthiness of Data Processing Results in LUT-based FPGA Components of Safety-Related Systems , 2017, ICTERI.

[28]  Xiaomei Zhang,et al.  Research on the Hash Function Structures and its Application , 2017, Wirel. Pers. Commun..

[29]  Wm. Arthur Conklin,et al.  Principles of Computer Security , 2007 .

[30]  Tsuyoshi Murata,et al.  {m , 1934, ACML.

[31]  Hideharu Amano,et al.  Principles and Structures of FPGAs , 2018, Springer Singapore.

[32]  Frank Y. Shih,et al.  Digital Watermarking and Steganography: Fundamentals and Techniques , 2007 .