Modeling and Mitigation of Static Noise Margin Variation in Subthreshold SRAM Cells
暂无分享,去创建一个
[1] Yu Pu. An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 nm CMOS With Sub/Near Threshold Supply Voltage , 2010 .
[2] K. Takeuchi,et al. A study of the threshold voltage variation for ultra-small bulk and SOI CMOS , 2001 .
[3] Andrew G. Glen,et al. Transformations of Random Variables , 2017 .
[4] E. J. W. ter Maten,et al. Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.
[5] Yasumasa Tsukamoto,et al. Optimization of importance sampling Monte Carlo using consecutive mean-shift method and its application to SRAM dynamic stability analysis , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).
[6] Y. Ikeda,et al. Mixed body-bias techniques with fixed Vt and Ids generation circuits , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..
[7] A.P. Chandrakasan,et al. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.
[8] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[9] A. Chandrakasan,et al. Lack of Spatial Correlation in MOSFET Threshold Voltage Variation and Implications for Voltage Scaling , 2009, IEEE Transactions on Semiconductor Manufacturing.
[10] J. Lohstroh,et al. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence , 1983, IEEE Journal of Solid-State Circuits.
[11] Kaushik Roy,et al. A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[12] R.H. Dennard,et al. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.
[13] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[14] Soumitra Pal,et al. 9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.
[15] Mohammad Sharifkhani,et al. Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Massimo Alioto,et al. Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[17] Soumitra Pal,et al. Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Massimo Alioto,et al. Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[19] Mohamed I. Elmasry,et al. A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[20] Mohamed I. Elmasry,et al. Adaptive Body Bias for Reducing the Impacts of NBTI and Process Variations on 6T SRAM Cells , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[21] Michael P. Flynn,et al. 11.5 A 100MS/s 10.5b 2.46mW comparator-less pipeline ADC using self-biased ring amplifiers , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[22] Bo Zhai,et al. A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM , 2008, IEEE Journal of Solid-State Circuits.
[23] Sani R. Nassif,et al. The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[24] A.P. Chandrakasan,et al. A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.