A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution

This paper describes a programming circuit for analog memory using pulsewidth modulation (PWM) signals and the circuit performance obtained from measurements using a floating-gate EEPROM device. This programming circuit attains both high programming speed and high precision. We fabricated the programming circuit using standard 0.6-/spl mu/m CMOS technology and constructed an analog memory using the programming circuit and a floating-gate MOSFET. The measurement results indicate that the analog memory attains a programming time of 75 /spl mu/s, an updating resolution of 11 bit, and a memory setting precision of 6.5 bit. This programming circuit can be used for intelligent information processing hardware such as self-learning VLSI neural networks as well as multilevel flash memory.

[1]  Yoshihito Amemiya,et al.  A floating-gate analog memory device for neural networks , 1993 .

[2]  H. Van Tran,et al.  A 2.5 V 256-level non-volatile analog storage device using EEPROM technology , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Shigeo Sato,et al.  Hardware Implementation of New Analog Memory for Neural Networks , 1995 .

[4]  Atsushi Iwata,et al.  Characteristics of floating gate device as analogue memory for neural networks , 1991 .

[5]  Trevor Blyth,et al.  A Non-volatile Analog Storage Device Using EEPROM Technology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. Lanzoni,et al.  A novel approach to controlled programming of tunnel-based floating-gate MOSFETs , 1994 .

[7]  K.-H. Kim,et al.  An 8 b resolution 360 /spl mu/s write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS) , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  M. Pasotti,et al.  1 M-cell 6b/cell analog flash memory for digital storage , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  Takashi Morie,et al.  Self-Learning Analog Neural Network LSI with High-Resolution Non-Volatile Analog Memory and a Partially-Serial Weight-Update Architecture , 1997 .

[10]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Takashi Morie,et al.  An all-analog expandable neural network LSI with on-chip backpropagation learning , 1994, IEEE J. Solid State Circuits.