Lateral migration of trapped holes in a nitride storage flash memory cell and its qualification methodology

The negative threshold voltage (V/sub t/) shift of a nitride storage flash memory cell in the erase state will result in an increase in leakage current. By utilizing a charge pumping method, we found that trapped hole lateral migration is responsible for this V/sub t/ shift. Hole transport in nitride is characterized by monitoring gate induced drain leakage current and using a thermionic emission model. The hole emission induced V/sub t/ shift shows a linear correlation with bake time in a semi-logarithm plot and its slope depends on the bake temperature. Based on the result, an accelerated qualification method for the negative V/sub t/ drift is proposed.

[1]  M. Janai.  Data retention, endurance and acceleration factors of NROM devices , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[2]  Chih-Yuan Lu,et al.  Data retention behavior of a SONOS type two-bit storage flash memory cell , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  Yang Yang,et al.  Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures , 2000 .

[4]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[5]  B. Eitan,et al.  NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[6]  Tahui Wang,et al.  Investigation of oxide charge trapping and detrapping in a MOSFET by using a GIDL current technique , 1998 .

[7]  Chih-Yuan Lu,et al.  Cause of data retention loss in a nitride-based localized trapping storage flash memory cell , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[8]  T. Ma,et al.  Direct lateral profiling of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's , 1998 .

[9]  Chih-Yuan Lu,et al.  Cause of erase speed degradation during two-bit per cell operation of a trapping nitride storage flash memory cell , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[10]  B. Eitan,et al.  Electrons retention model for localized charge in oxide-nitride-oxide (ONO) dielectric , 2002, IEEE Electron Device Letters.

[11]  A.B. Joshi,et al.  Hot-carrier-stress effects on gate-induced drain leakage current in n-channel MOSFETs , 1991, IEEE Electron Device Letters.