While fabrication of photonic components at the wafer level is a long standing goal of integrated optics, new applications such as optical interconnects are introducing new challenges for waveguides and optoelectronic component fabrication. Indeed, global interconnects are expected to face severe limitations in the near future. To face this problem, optical links on top of a CMOS circuits could be an alternative. The critical points to perform an optical link on a chip are firstly the realization of compact passive optical distribution and secondly the report of optoelectronic components for the sources and detectors. This paper presents two different approaches for the integration of both waveguides and optoelectronic components. In a first "total bonding" approach, waveguides have been elaborated using classical "Silicon On Insulators" technology and then reported using molecular bonding on top off Si wafers. The S0I substrate was then chemically etched, after what InP dies were moleculary bonded on top of the waveguides. With this approach, optical components with low loses and a good equilibrium are demonsrated. Using molecular bonding, InP dies were reported with no degradation of the optoelectronic properties of the films. In a second approach, using PECVD silicon nitride or amorphous silicon coupled to PECVD silicon oxide, basic optical components are demonstrated. This low temperature technology is compatible with a microelectronic Back End process, allowing an integration of the waveguides directly on top of CMOS circuits. InP dies can then be bonded on top of the waveguides.
[1]
U. Gösele,et al.
Semiconductor wafer bonding
,
1998
.
[2]
M. Kostrzewa,et al.
High quality epitaxial growth on new InP/Si substrate
,
2003,
International Conference onIndium Phosphide and Related Materials, 2003..
[3]
M. Reiche,et al.
Wafer bonding for microsystems technologies
,
1999
.
[4]
S. Senz,et al.
Fundamental issues in wafer bonding
,
1999
.
[5]
N. Kernevez,et al.
InP dies transferred onto silicon substrate for optical interconnects application
,
2006
.
[6]
U. Gösele,et al.
A Model for the Silicon Wafer Bonding Process
,
1989
.