This paper presents a design of a 8 transistor one- bit full adder cell with Double Gate MOSFET. This design has been compared with existing 8 transistor one-bit full adder cell using Single Gate MOSFET at 45nm technology in sub threshold region. In this paper, the designed circuits are observed keeping the power consumption and Power Delay Product as parameters. Simulations are performed on SPICE tool and they have verified the correct operation of the full adder cell using Double Gate MOSFET for a variety of inputs at different supply voltages, temperatures and frequencies. Results indicated that the full adder with Double Gate MOSFET is capable of significant improvement in power consumption and Power Delay Product. Keywords—DG MOSFET, full adder, low power, PDP, subthreshold.
[1]
Shubhajit Roy Chowdhury,et al.
A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates
,
2008
.
[2]
Shyam Akashe,et al.
Comparative Analysis of Low Power 10T and 14T Full Adder using Double Gate MOSFET at 45nm Technology
,
2013
.
[3]
Saji Joseph,et al.
Effect of Counter-doping Thickness on Double-gate MOSFET Characteristics
,
2010
.
[4]
S. Akashe,et al.
Design and analysis of tunable analog circuit using double gate MOSFET at 45nm CMOS technology
,
2013,
2013 3rd IEEE International Advance Computing Conference (IACC).
[5]
Tripti Sharma,et al.
PMOS based 1-Bit Full Adder Cell
,
2012
.