Advanced Self-heating Model and Methodology for Layout Proximity Effect in FinFET Technology

Self-heating effect (SHE, ∆Tsh) has become a significant concern for device performance, variability and reliability co-optimization due to more confined layout geometry and lower-thermal-conductivity materials adopted in advanced technology, which substantially impacts on the integrated circuit (IC)’s design schemes. In this work, a new heat-dissipation-path based SHE model is proposed to describe the heat spreading to layout proximity by interactive thermal resistance (Rth(i,j)). Meanwhile, Rth-matrix methodology is employed to account for SHE layout proximity effect by linear superposition algorithm. Therefore, ∆Tsh profile can be more accurately reckoned with account for thermal interaction effect.

[1]  O. Faynot,et al.  Unified self-heating effect model for advanced digital and analog technology and thermal-aware lifetime prediction methodology , 2017, 2017 Symposium on VLSI Technology.

[2]  T. Jeong,et al.  Modeling of FinFET Self-Heating Effects in multiple FinFET Technology Generations with implication for Transistor and Product Reliability , 2018, 2018 IEEE Symposium on VLSI Technology.

[3]  M. Alam,et al.  Direct observation of self-heating in III–V gate-all-around nanowire MOSFETs , 2014, 2014 IEEE International Electron Devices Meeting.

[4]  K. Wu,et al.  Self-heating effect in FinFETs and its impact on devices reliability characterization , 2014, 2014 IEEE International Reliability Physics Symposium.

[5]  S. Makovejev,et al.  RF Extraction of Self-Heating Effects in FinFETs , 2011, IEEE Transactions on Electron Devices.

[6]  Yandong He,et al.  Experimental investigation of self heating effect (SHE) in multiple-fin SOI FinFETs , 2014 .

[7]  Jong Shik Yoon,et al.  8LPP Logic Platform Technology for Cost-Effective High Volume Manufacturing , 2018, 2018 IEEE Symposium on VLSI Technology.

[8]  A. Kerber,et al.  Ambient temperature and layout impact on self-heating characterization in FinFET devices , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[9]  H. J. Kim,et al.  Considering physical mechanisms and geometry dependencies in 14nm FinFET circuit aging and product validations , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[10]  Jianping Guo,et al.  Localized thermal effect of sub-16nm FinFET technologies and its impact on circuit reliability designs and methodologies , 2015, 2015 IEEE International Reliability Physics Symposium.

[11]  Xing Zhang,et al.  Characterization of self-heating leads to universal scaling of HCI degradation of multi-fin SOI FinFETs , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[12]  N. Xu,et al.  Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs , 2015, IEEE Electron Device Letters.

[13]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[14]  Rui Zhang,et al.  Investigation of Self-Heating Effect on Ballistic Transport Characterization for Si FinFETs Featuring Ultrafast Pulsed IV Technique , 2017, IEEE Transactions on Electron Devices.