Share with care: A quantitative evaluation of sharing approaches in high-level synthesis
暂无分享,去创建一个
[1] Minjoong Rim,et al. Optimal and heuristic algorithms for solving the binding problem , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[2] P. Six,et al. Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.
[3] T. C. Wilson,et al. An ILP solution for simultaneous scheduling, allocation, and binding in multiple block synthesis , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[4] Alok Sharma,et al. Estimating Architectural Resources and Performance for High-Level Synthesis Applications , 1993, 30th ACM/IEEE Design Automation Conference.
[5] J. Sanguinetti,et al. Transaction-accurate interface scheduling in high-level synthesis , 2012, 2012 Electronic System Level Synthesis Conference.
[6] Luciano Lavagno,et al. Realistic performance-constrained pipelining in high-level synthesis , 2011, 2011 Design, Automation & Test in Europe.
[7] Yuanbin Guo,et al. Rapid prototyping and VLSI exploration for 3g/4G MIMO wireless systems using integrated catapult-c methodology , 2006, IEEE Wireless Communications and Networking Conference, 2006. WCNC 2006..
[8] Jason Cong,et al. Coordinated resource optimization in behavioral synthesis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[9] Daniel Gajski,et al. Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.
[10] Jason Cong,et al. Optimality study of resource binding with multi-Vdds , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[11] Marianne Winslett,et al. A prescriptive formal model for data-path hardware , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Reinaldo A. Bergamaschi,et al. The effects of false paths in high-level synthesis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[13] Li Jing,et al. High-Level Synthesis Challenges and Solutions for a Dynamically Reconfigurable Processor , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[14] Srinivas Devadas,et al. Algorithms for hardware allocation in data path synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..