A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
暂无分享,去创建一个
[1] Sai-Weng Sin,et al. A 22.4 μW 80dB SNDR ΣΔ modulator with passive analog adder and SAR quantizer for EMG application , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).
[2] Akira Matsuzawa,et al. A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[3] José Silva-Martínez,et al. A 75 MHz BW 68dB DR CT-ΣΔ modulator with single amplifier biquad filter and a broadband low-power common-gate summing technique , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[4] F. Maloberti,et al. A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order $\Sigma \Delta$ Modulator , 2012, IEEE Journal of Solid-State Circuits.
[5] Taewook Kim,et al. A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator , 2015, IEEE Journal of Solid-State Circuits.