Computing kernels implemented with a wormhole RTR CCM

The wormhole run-time reconfiguration (RTR) computing paradigm is a method for creating high performance computational pipelines. The scalability, distributed control and data flow features of the paradigm allow it to fit neatly into the configurable computing machine (CCM) domain. To date, the field has been dominated by large bit-oriented devices whose flexibility can lead to lowered silicon utilization efficiencies. In an effort to raise this efficiency, the Colt CCM has been created based on the wormhole RTR paradigm. This paper outlines methods of implementation and performance for several common operations using these concepts. They serve as indicators of the diversity of algorithms that can be instantiated through the high-speed run-time reconfiguration that these devices make possible. Particular attention is paid to floating point multiplication. Also discussed is the topic of data dependent computation which would seem to be counter intuitive to the wormhole RTR paradigm. The paper concludes with a summary of performance of the three computations.

[1]  Peter M. Athanas,et al.  Colt: an experiment in wormhole run-time reconfiguration , 1996, Other Conferences.

[2]  Peter M. Athanas,et al.  Wormhole run-time reconfiguration , 1997, FPGA '97.

[3]  Richard J. Carter,et al.  Teramac configurable custom computer , 1995, Optics East.

[4]  Duncan A. Buell,et al.  Splash 2 - FPGAs in a custom computing machine , 1996 .

[5]  Brad L. Hutchings,et al.  Design methodologies for partially reconfigured systems , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[6]  Reiner W. Hartenstein,et al.  A New FPGA Architecture for Word-Oriented Datapaths , 1994, FPL.

[7]  John D. Villasenor,et al.  Issues in wireless video coding using run-time-reconfigurable FPGAs , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[8]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[9]  Ian Page,et al.  Reconfigurable processor architectures , 1996, Microprocess. Microsystems.

[10]  Eric Lemoine,et al.  Run time reconfiguration of FPGA for scanning genomic databases , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[11]  Ray Bittner.  Wormhole Run-Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing System , 1997 .

[12]  Richard J. Carter,et al.  Teramac-configurable custom computing , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.