A Design Methodology for Matching Improvement in Bandgap References

Errors caused by tolerance variations and mismatches among components severely degrade the performance of integrated circuits. These random effects in process parameters significantly impact manufacture costs by decreasing yield and so by including extra-circuits for adjustment. In this paper we propose a design methodology based on the Pelgrom's MOS transistor-mismatching model devices. Our main objective is to calculate the size of each component considering their relation between area and mismatching. Therefore, in order to validate our proposal methodology, we used as a design target a bandgap reference circuit fabricated in 0.35 mum CMOS technology. Its temperature coefficient attains an average value of 40ppm/degC and an average output voltage of 1,20714V. It also includes a straightforward 4-bits trim circuit to achieve more process independence variation. As a result of our methodology, the considerable area of 400 times 350 mum2 was occupied due to our matching design requirements

[1]  O. Neyroud,et al.  A low-voltage CMOS bandgap reference , 1979, IEEE Journal of Solid-State Circuits.

[2]  L. Carastro,et al.  Design considerations in bandgap references over process variations , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Ulrich Grünebaum,et al.  Statistical Analysis and Optimization of a Bandgap Reference for VLSI Applications , 2001 .

[4]  Hsin-Shu Chen,et al.  A 1.5-V 10-ppm//spl deg/C 2nd-order curvature-compensated CMOS bandgap reference with trimming , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[7]  Y.P. Tsividis,et al.  A CMOS voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[8]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[9]  P.R. Kinget.  Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[10]  Bang-Sup Song,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Gabriel A. Rincon-Mora,et al.  Voltage References: From Diodes to Precision High-Order Bandgap Circuits , 2001 .

[12]  B. Robert Gregoire.  Optimum area allocation for minimum mismatch [IC device area optimization] , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[13]  C. Fiocchi,et al.  Curvature compensated BiCMOS bandgap with 1 V supply voltage , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[14]  Franco Maloberti,et al.  An improved bandgap reference with high power supply rejection , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[15]  Gabriel A. Rincón-Mora,et al.  Predicting and designing for the impact of process variations and mismatch on the trim range and yield of bandgap references , 2005, Sixth international symposium on quality electronic design (isqed'05).

[16]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[17]  Marco Pasotti,et al.  How circuit analysis and yield optimization can be used to detect circuit limitations before silicon results , 2005, Sixth international symposium on quality electronic design (isqed'05).