A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection

Conventional binary-weighted current-steering DACs are generally operated with current groups where each group is binary-weighted and formed with predetermined members of a unit current-source array. This paper proposes a random rotation-based binary-weighted selection (RRBS) that efficiently performs dynamic-element matching (DEM) by randomly rotating the sequence of these units to form new binary-weighted current groups for each DAC output. Without using binary-to-thermometer decoders, RRBS features its simplicity and compactness of DEM realization. Compared to conventional binary-weighted DACs, RRBS DACs are insensitive to the mismatch of small-size current-sources and exhibit better dynamic performance. A 10-bit RRBS DAC is implemented with only 0.034 mm2 in a standard 1P6M 1.8 V 0.18 μm CMOS process. Measured performance achieves >;61 dB spurious-free dynamic range (SFDR) in the Nyquist bandwidth with 500 MS/s, while its active area is less than one-tenth of that required by state-of-the-art 10-bit current steering DACs. To the best of our knowledge, the proposed RRBS implements the smallest area for high-speed current-steering DACs up to now. Its SFDR is also comparable to that of 12-bit published designs. Three popular figures-of-merit (FOMs) are used to compare this design with other state-of-the-art 10-12-bit DACs, with the proposed design performing best with 2 FOMs.

[1]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[3]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Bang-Sup Song,et al.  A self-trimming 14-b 100-MS/s CMOS DAC , 2000, IEEE Journal of Solid-State Circuits.

[5]  Michiel Steyaert,et al.  Solving Static and Dynamic Performance Limitations for High Speed D/A Converters , 2003 .

[6]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[7]  Tsung-Heng Tsai,et al.  A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC , 2010, 2010 Proceedings of ESSCIRC.

[8]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.

[9]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[10]  W. Sansen,et al.  A low power, 10-bit CMOS D/A converter for high speed applications , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[11]  A. Matsuzawa,et al.  A 14-bit 100-MS/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[12]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[13]  Jieh-Tsorng Wu,et al.  A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz , 2011, 2011 IEEE International Solid-State Circuits Conference.

[14]  Antonio Di Giandomenico,et al.  A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13/spl mu/m CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Tao Chen,et al.  The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Tai-Haur Kuo,et al.  Low-Cost 14-Bit Current-Steering DAC With a Randomized Thermometer-Coding Method , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[17]  Ding-Lan Shen,et al.  A 10-bit binary-weighted DAC with digital background LMS calibration , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[18]  M. Clara,et al.  Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13/spl mu/m CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[19]  Yu-Hong Lin,et al.  Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Michiel Steyaert,et al.  A 10–Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  W. Dehaene,et al.  A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[22]  M. P. Tiilikainen.  A 14-bit 1.8-V 20-mW 1-mm/sup 2/ CMOS DAC , 2001 .