Design of hybrid resistive-capacitive DAC for SAR A/D converters

While hybrid capacitive-resistive D/A Converter (DAC) has been known for many years, its potential for energy-efficient operation is sometimes overlooked. This paper investigates the utilization of hybrid DACs in successive-approximation register A/D converters. To improve energy efficiency of SAR ADCs, a new hybrid DAC is introduced. In an exemplar 10-bit 100-MS/s ADC, simulation results show that the energy efficiency and chip area (of passive devices) can be improved by more than an order of magnitude.

[1]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[2]  David A. Hodges,et al.  High-resolution A/D conversion in MOS/LSI , 1979 .

[3]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[4]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Soon-Jyh Chang,et al.  A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process , 2009, 2009 Symposium on VLSI Circuits.

[6]  E. Skafidas,et al.  Design of the internal DAC in SAR ADCs , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[8]  Soon-Jyh Chang,et al.  A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[9]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[10]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  G. Promitzer.  12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/s , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[12]  Yintang Yang,et al.  D/A conversion networks for high-resolution SAR A/D converters , 2011 .

[13]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[14]  Young-Kyun Cho,et al.  A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter With a Capacitor Reduction Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.