论文信息 - Routability driven placement for mesh-based FPGA architecture - 字舞流文

Routability driven placement for mesh-based FPGA architecture

Since their apparition, Field-Programmable Gate Arrays (FPGAs) have become the most popular implementation media for digital circuits.

Mohamed Abid | Zied Marrakchi | Habib Mehrez | Mariem Turki

[1] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2] G. Lemieux,et al. Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[3] Huang,et al. AN EFFICIENT GENERAL COOLING SCHEDULE FOR SIMULATED ANNEALING , 1986 .

[4] Guy Lemieux,et al. Congestion Estimation and Localization in FPGAs : A Visual Tool for Interconnect Prediction , 2007 .

[5] Seyed Ebrahim Esmaeili,et al. Efficiency Of Components' Region-Constrained Placement To Reduce FPGA's Dynamic Power Consumption , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[6] Darius Chiu,et al. Congestion-driven re-clustering CAD flow for low-cost FPGAs , 2009 .

[7] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[8] André DeHon,et al. Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) , 1999, FPGA '99.

[9] Saraju P. Mohanty,et al. A Congestion Driven Placement Algorithm for FPGA Synthesis , 2006, 2006 International Conference on Field Programmable Logic and Applications.