A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems

In this paper, we present a new reliable and dynamic NoC-based communication approach called RCuNoC designed for the FPGA-based reconfigurable systems. The originality of the RCu routers are the online capacity to detect data packet errors and localize if the errors come from input ports or inside of the routers while distinguish between temporary and permanently errors. Our reliable router which requires a low-area architecture is based on the centralization of the buffer, routing logic and error detection/correction/localization blocks. We present the basic concept of the RCu switches, its main advantages and with regards to the other main already proposed dynamic NoC approaches and we prove its feasibility on examples through the simulations. Performance evaluation and FPGA implementation results are also given.

[1]  Jürgen Teich,et al.  DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[2]  Pasi Liljeberg,et al.  Online Reconfigurable Self-Timed Links for Fault Tolerant NoC , 2007, VLSI Design.

[3]  Jih-Sheng Shen,et al.  Dynamic Reconfigurable Network-on-Chip Design - Innovations for Computational Processing and Communication , 2010 .

[4]  Steven A. Guccione,et al.  Design advantages of run-time reconfiguration , 1999, Optics East.

[5]  Chita R. Das,et al.  Efficient fully adaptive wormhole routing in n-dimensional meshes , 1994, 14th International Conference on Distributed Computing Systems.

[6]  Lorena Anghel,et al.  Essential Fault-Tolerance Metrics for NoC Infrastructures , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[7]  Camel Tanougast,et al.  A new deadlock-free fault-tolerant routing algorithm for NoC interconnections , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[8]  Chita R. Das,et al.  Exploring Fault-Tolerant Network-on-Chip Architectures , 2006, International Conference on Dependable Systems and Networks (DSN'06).

[9]  Armin Alaghi,et al.  Online Network-on-Chip Switch Fault Detection and Diagnosis Using Functional Switch Faults , 2008, J. Univers. Comput. Sci..

[10]  Camel Tanougast,et al.  CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs , 2009, Microprocess. Microsystems.

[11]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[12]  Luca Benini,et al.  Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[13]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[14]  Fabrice Monteiro,et al.  Online Routing Fault Detection for Reconfigurable NoC , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[15]  Thilo Pionteck,et al.  Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[16]  Camel Tanougast,et al.  A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[17]  Partha Pratim Pande,et al.  On-line fault detection and location for NoC interconnects , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).