A programmable CMOS RF frequency synthesizer for multi-standard wireless applications

This paper deals with a new frequency synthesizer dedicated to multi-standard wireless applications. It converts a 50 MHz wave clock into two outputs in quadrature phase. It takes advantage of the DLL topology in terms of jitter and phase noise and has no external element. Simulations of the structure designed with a 130 nm SOI CMOS technology confirming the performance of the system are also presented.

[1]  M. G. Johnson,et al.  A Variable Delay Line Phase Locked Loop For Cpu-coprocessor Synchronization , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[2]  Cédric Majek,et al.  The Factorial DLL : Application to a 5 GHz Frequency Synthesizer , 2003 .

[3]  Norman J. Rohrer,et al.  SOI circuit design concepts , 2000 .

[4]  K. Hansen.  Wireless RF design challenges , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[5]  Yann Deval,et al.  A VLSI CMOS delay oriented waveform converter for polyphase frequency synthesizer , 2002 .

[6]  Michiel Steyaert,et al.  A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.

[7]  Y. Deval,et al.  Clock generator using factorial DLL for video applications , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[8]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .