Analog Layout Generator for CMOS Circuits

In this paper, we present a new layout level automation tool for analog CMOS circuits, namely, analog layout generator (ALG). ALG is capable of generating individual or matched components as well as placement and routing. ALG takes performance considerations into account, optimizing the layout in each step. A distinguishing feature of the tool is primarily providing spectra of generation possibilities ranging from full custom to automatic generation. ALG is not only designed to work as a standalone tool but also implemented to be the final step of an analog automation flow. The flow supports circuit level specification in addition to layout level user specifications, so that it can be integrated into an analog automation system. Another feature of ALG is its interaction with a layout adviser tool, namely, YASA. YASA performs sensitivity simulations using a spicelike simulator providing sensitivities of performance parameters with respect to circuit parameters.

[1]  Ranga Vemuri,et al.  Multi-placement structures for fast and optimized placement in analog circuit synthesis , 2005, Design, Automation and Test in Europe.

[2]  Yingtao Jiang,et al.  Aladin: A Layout Synthesys Tool for Analog Integrated Circuits , 2006 .

[3]  Yoji Kajitani,et al.  Module placement on BSG-structure and IC layout applications , 1996, Proceedings of International Conference on Computer Aided Design.

[4]  Takeshi Yoshimura,et al.  An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.

[5]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  E. Charbon,et al.  Generalized constraint generation for analog circuit design , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[7]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[8]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[9]  Sung-Woo Hur,et al.  Force directed mongrel with physical net constraints , 2003, DAC '03.

[10]  N. Lourengo,et al.  LAYGEN - Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[11]  Paolo Crippa,et al.  Layout-based statistical modeling for the prediction of the matching properties of MOS transistors , 2002 .

[12]  Martin D. F. Wong,et al.  Slicing tree is a complete floorplan representation , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[13]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[14]  Srinivas Katkoori,et al.  Net-based force-directed macrocell placement for wirelength optimization , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[15]  C.-J. Richard Shi,et al.  Automatic device layout generation for analog layout retargeting , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  Use of sensitivities and generalized substrate models in mixed-signal IC design , 1996, DAC '96.

[17]  Di Long,et al.  Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[18]  S.,et al.  An Efficient Heuristic Procedure for Partitioning Graphs , 2022 .

[19]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[20]  Terri S. Fiez,et al.  A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[21]  T.S. Fiez,et al.  Automated Hierarchical Cmos Analog Circuit Stack Generation with Intramodule Connectivity and Matching Considerations , 1999, IEEE Journal of Solid-State Circuits.

[22]  Donatella Sciuto,et al.  Constraint generation and placement for automatic layout design of analog integrated circuits , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[23]  Vinod Chachra,et al.  Applications of graph theory algorithms , 1979 .

[24]  Florin Balasa,et al.  Module placement for analog layout using the sequence-pair representation , 1999, DAC '99.

[25]  Maher Kayal,et al.  SALIM: a layout generation tool for analog ICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[26]  Frank M. Johannes,et al.  Generic global placement and floorplanning , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[27]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[28]  Yingtao Jiang,et al.  Global-routing driven placement strategy in analog VLSI physical designs , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[29]  Tan Yan,et al.  Formulating the empirical strategies in module generation of analog MOS layout , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[30]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[31]  Dave Hightower.  A solution to line-routing problems on the continuous plane , 1969, DAC '69.

[32]  W. Brockherde,et al.  Alsyn: Flexible Rule-based Layout Synthesis For Analog ICs , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[33]  C.-J. Richard Shi,et al.  Multilevel symmetry-constraint generation for retargeting large analog layouts , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .

[35]  Andrew A. Kennings,et al.  Force-Directed Methods for Generic Placement , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Ken Martin,et al.  BALLISTIC: an analog layout language , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[37]  R. Gregor,et al.  On the relationship between topography and transistor matching in an analog CMOS technology , 1992 .

[38]  Ranga Vemuri,et al.  Accurate estimation of parasitic capacitances in analog circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[39]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[40]  Di Long,et al.  Signal-path driven partition and placement for analog circuit , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[41]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[42]  Yingtao Jiang,et al.  Placement Algorithm in Analog-Layout Designs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[43]  Degang Chen,et al.  New layout strategies with improved matching performance , 2006 .

[44]  Marek Syrzycki,et al.  A tool for automated analog CMOS layout module generation and placement , 2002, IEEE CCECE2002. Canadian Conference on Electrical and Computer Engineering. Conference Proceedings (Cat. No.02CH37373).

[45]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[46]  M. Dessouky,et al.  Layout-oriented synthesis of high performance analog circuits , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[47]  Yingtao Jiang,et al.  An automated design tool for analog layouts , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[48]  Mohamed Dessouky,et al.  Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[49]  Yao-Wen Chang,et al.  B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.

[50]  Takeshi Yoshimura,et al.  Floorplanning using a tree representation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[51]  Yao-Wen Chang,et al.  Rectilinear block placement using B*-trees , 2000, Proceedings 2000 International Conference on Computer Design.

[52]  Xuan Zeng,et al.  Parasitic and mismatch modeling for optimal stack generation [in CMOS] , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[53]  Sina Balkir,et al.  Analog VLSI Design Automation , 2003 .

[54]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[55]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[56]  N. Quinn,et al.  A forced directed component placement procedure for printed circuit boards , 1979 .

[57]  Di Long,et al.  A novel performance-driven automatic layout tool for analog circuit , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[58]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[59]  Yao-Wen Chang,et al.  Rectilinear block placement using B*-trees , 2003, TODE.

[60]  H. W. Li,et al.  Analog layout using ALAS , 1996 .

[61]  Mohamed I. Elmasry,et al.  STAIC: a synthesis tool for CMOS and BiCMOS analog integrated circuits , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.