Efficient AES S-boxes implementation for non-volatile FPGAs
暂无分享,去创建一个
Milos Drutarovský | Nathalie Bochard | Viktor Fischer | Lubos Gaspar | V. Fischer | M. Drutarovský | L. Gaspar | Nathalie Bochard
[1] S. Wicker. Error Control Systems for Digital Communication and Storage , 1994 .
[2] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .
[3] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.
[4] Akashi Satoh,et al. An Optimized S-Box Circuit Architecture for Low Power AES Design , 2002, CHES.
[5] Kris Gaj,et al. Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.
[6] David R. Canright,et al. A very compact Rijndael S-box , 2005 .
[7] Frederic P. Miller,et al. Advanced Encryption Standard , 2009 .
[8] Simon Heron,et al. Encryption: Advanced Encryption Standard (AES) , 2009 .