DESIGN OF AREA OPTIMIZED AES ENCRYPTION CORE USING PIPELINING TECHNOLOGY

A new pipelining technology based design scheme of the AES-128 (Advanced Encryption Standard, with 128-bit key) encryption algorithm is proposed in this paper. For maintaining the speed of encryption, the pipelining technology is applied and the mode of data transmission is modified in this design so that the chip size can be reduced. The 128-bit plaintext and the 128- bit initial key, as well as the 128-bit output of cipher text, are all divided into four 32-bit consecutive units respectively controlled by the clock. The synthesis verification based on HJTC0.18um CMOS process shows that this new program can significantly decrease quantity of chip pins and effectively optimize the area of chip.

[1]  Mangesh S. Deshpande,et al.  FPGA implementation of AES encryption and decryption , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[2]  Kris Gaj,et al.  Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.

[3]  Li Na,et al.  FPGA-Based Design and Implementation of Reduced AES Algorithm , 2010, 2010 International Conference on Challenges in Environmental Science and Computer Engineering.

[4]  Sandra Dominikus,et al.  Strong Authentication for RFID Systems Using the AES Algorithm , 2004, CHES.

[5]  M.R.M. Rizk,et al.  Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA , 2007, 2007 2nd International Design and Test Workshop.

[6]  S.M. Farhan,et al.  Mapping of high-bit algorithm to low-bit for optimized hardware implementation , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[7]  Sujatha Hiremath,et al.  Advanced Encryption Standard Implemented on FPGA , 2009, 2009 Second International Conference on Computer and Electrical Engineering.

[8]  M. Liberatori,et al.  AES-128 Cipher. High Speed, Low Cost FPGA Implementation , 2007, 2007 3rd Southern Conference on Programmable Logic.

[9]  Sandeep S. Bidwai,et al.  IMPLEMENTATION & PERFORMANCE ANALYSIS OF CORDIC IN OFDM BASED WLAN SYSTEM USING VHDL , 2012 .

[10]  David Canright,et al.  A Very Compact S-Box for AES , 2005, CHES.