An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating

Leakage power is an important component of the total power consumption in field-programmable gate arrays (FPGAs) built using 90-nm and smaller technology nodes. Power gating was shown to be effective at reducing the leakage power. Previous techniques focus on turning OFF unused FPGA resources at configuration time; the benefit of this approach depends on resource utilization. In this paper, we present an FPGA architecture that enables dynamically controlled power gating, in which FPGA resources can be selectively powered down at run-time. This could lead to significant overall energy savings for applications having modules with long idle times. We also present a CAD flow that can be used to map applications to the proposed architecture. We study the area and power tradeoffs by varying the different FPGA architecture parameters and power gating granularity. The proposed CAD flow is used to map a set of benchmark circuits that have multiple power-gated modules to the proposed architecture. Power savings of up to 83% are achievable for these circuits. Finally, we study a control system of a robot that is used in endoscopy. Using the proposed architecture combined with clock gating results in up to 19% energy savings in this application.

[1]  Yiping Dong,et al.  New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[2]  Matt Klein,et al.  Power Consumption at 40 and 45 Nm , 2009 .

[3]  P.T. Balsara,et al.  Exploiting temporal idleness to reduce leakage power in programmable architectures , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[4]  Kenneth B. Kent,et al.  Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[5]  Michael Hart.  Lowering Power at 28 nm with Xilinx 7 Series FPGAs , 2009 .

[6]  Steven J. E. Wilton,et al.  An FPGA architecture supporting dynamically controlled power gating , 2010, 2010 International Conference on Field-Programmable Technology.

[7]  Kenneth B. Kent,et al.  VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[8]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[10]  Yajun Ha,et al.  A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[11]  Philip Heng Wai Leong,et al.  A detailed delay path model for FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[12]  Guang-Zhong Yang,et al.  Dimensionality Reduction in Controlling Articulated Snake Robot for Endoscopy Under Dynamic Active Constraints , 2013, IEEE Transactions on Robotics.

[13]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Fei Li,et al.  Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[15]  Hirotaka Tamura,et al.  Charge recycling for power reduction in FPGA interconnect , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[16]  Stephan Freytag.  Power Management Of Digital Circuits In Deep Sub Micron Cmos Technologies , 2016 .

[17]  Jason Cong,et al.  Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics , 2004, FPGA '04.

[18]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[19]  Anthony J. Yu,et al.  Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[20]  Qiang Wang,et al.  Clock power reduction for virtex-5 FPGAs , 2009, FPGA '09.

[21]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[22]  Steven J. E. Wilton,et al.  A Configurable Architecture to Limit Inrush Current in Power-Gated Reconfigurable Devices , 2014, J. Low Power Electron..

[23]  Steven J. E. Wilton,et al.  An FPGA with power-gated switch blocks , 2012, 2012 International Conference on Field-Programmable Technology.

[24]  Stephan Henzler.  Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics) , 2006 .

[25]  Shyh-Chyi Wong,et al.  Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .

[26]  Steven J. E. Wilton,et al.  A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs , 2012, FPGA '12.

[27]  Mahmut T. Kandemir,et al.  Reducing leakage energy in FPGAs using region-constrained placement , 2004, FPGA '04.

[28]  Alexander R. Marquardt,et al.  Cluster-Based Architecture, Timing-Driven Packing and Timing-Driven Placement for FPGAs , 1999 .

[29]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .