Design and tests of CMOS phase locked-loop

This paper presents the design and testing of already fabricated Phase-Locked Loop (PLL) in CMOS AMS 0,35µm technology with 3,3 V supply voltage. The PLL consists of Phase/Frequency Detector based on D flip-flops, charge pump, resonant Voltage-Controlled Oscillator, Frequency Divider and some additional blocks. The hold-in range of the PLL ranges from 2,35 to 2,65 MHz while the LC oscillator works with the frequency of 200 kHz. Simulations results were verified during tests and frequency characteristics of the VCO and PLL were plotted.

[1]  Andrzej Kos,et al.  Design of CMOS analog and digital phase-locked loops based on resonant VCO , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[2]  P. Dudulwar,et al.  Design And Analysis Of Low Power Low Phase Noise VCO , 2006, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006..

[3]  Moisés Simões Piedade,et al.  High performance analog and digital PLL design , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Kaamran Raahemifar,et al.  An overview of design techniques for CMOS phase detectors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).