Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator

The paper presents a built-in self-testing (BIST) technique for leakage monitoring using a time-based bootstrapped sensor at near-threshold supply. In order to observe critical leakage behavior in near-threshold systems, the BIST circuit duplicates the leakage current and a leakage quantizer converts the sensed current into digital outputs. Moreover, a bootstrapped ring oscillator (BTRO) serves as an ultra low-voltage sensor to operate even in deep sub-threshold region. It suppresses most of the leakage current and has high energy efficiency to convert sensed leakage current to oscillation frequency. As a result, it monitors leakage current from the circuit under test (CUT) and quantizes the leakage to high resolution digital outputs. In addition, our design also can be used to monitor the process variation in the ultra low-voltage application. The design and test technique is simulated in 90 nm 1P9M SPRVT CMOS process. As compared to state-of-art works, the proposed sensor can operate even at 0.2 to 0.4V VDD in different corners. Besides, it achieves 11-bit resolution under 10us testing time.

[1]  Yingchieh Ho,et al.  A 0.2–0.6 V ring oscillator design using bootstrap technique , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[2]  Chingwei Yeh,et al.  A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Saurabh Dighe,et al.  A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Kaushik Roy,et al.  A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  David Blaauw,et al.  Gate oxide leakage current analysis and reduction for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[7]  John Keane,et al.  Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[9]  Yingchieh Ho,et al.  Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  P. Batra,et al.  A process independent 800 MB/s DRAM bytewide interface featuring command interleaving and concurrent memory operation , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[11]  Anantha Chandrakasan,et al.  An energy-efficient biomedical signal processing platform , 2010, 2010 Proceedings of ESSCIRC.