A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits

In this paper, we describe a comprehensive layout methodology for bonded three-dimensional integrated circuits (3D ICs). In bonded 3D integration technology, parts of a circuit are fabricated on different wafers, and then, the wafers are bonded with a glue layer of Cu or polymer based adhesive. Using our layout methodology, designers can layout such 3D circuits with necessary information on inter-wafer via/contact and orientation of each wafer embedded in the layout. We have implemented the layout methodology in 3DMagic. Availability of 3DMagic has led to interesting research with a wide range of layout-specific circuit analyses, from performance comparison of 2D and 3D circuits to layout-specific reliability analyses in 3D circuits. Using 3DMagic, researchers have designed and simulated an 8-bit encryption processor mapped into 2D and 3D FPGA layouts. Moreover, the layout methodology is an essential element of our ongoing research for the framework of a novel reliability computer aided design tool, ERNI-3D.

[1]  Miriam Leeser,et al.  Rothko: A three dimensional FPGA architecture, its fabrication, and design tools , 1997, FPL.

[2]  John E. Karro,et al.  Three-dimensional field-programmable gate arrays , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[3]  Syed Mohiul Alam.  ERNI-3D : a technology-generic tool for interconnect reliability projections in 3D integrated circuits , 2001 .

[4]  Rafael Reif,et al.  Electrochemical and Solid-Sates Letters , 1999 .

[5]  Walter S. Scott,et al.  The Magic VLSI Layout System , 1985 .

[6]  Carl V. Thompson,et al.  Methodology for electromigration critical threshold design rule evaluation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  K. Saraswat,et al.  Interconnect performance modeling for 3D integrated circuits with multiple Si layers , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[8]  Arifur Rahman,et al.  System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  A. Nahman,et al.  Wire-length distribution of three-dimensional integrated circuits , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[10]  Carl V. Thompson,et al.  A hierarchical reliability analysis for circuit design evaluation , 1998 .

[11]  Proceedings International Symposium on Quality Electronic Design , 2002, Proceedings International Symposium on Quality Electronic Design.

[12]  A. Fan,et al.  Copper Wafer Bonding , 1999 .

[13]  Carl Ebeling,et al.  The Triptych FPGA architecture , 1995, IEEE Trans. Very Large Scale Integr. Syst..