A Design of Direct Memory Access Controller for Wireless Communication SoC in Power Grid

This paper presents a complete Register Transfer Level (RTL) design of Direct Memory Access (DMA) controller which is compliable with the Advanced Highperformance Bus (AHB). The DMA is integrated in Cortex-M3-based system-on-chip (SoC) designed for power-grid-dedicated wireless communication system based on IEEE 802.11ah protocol. The hardware implementation and prototype verification indicate that by allowing hardware devices working at different frequencies to communicate with each other without relying on the heavy outage load of CPU, the proposed DMA controller realizes the good convergence with the whole system and improves the overall performance with low power consumption.

[1]  Costin Iancu,et al.  Application Level Reordering of Remote Direct Memory Access Operations , 2017, 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS).

[2]  Hu He,et al.  Design and implementation of an advanced DMA controller on AMBA-based SoC , 2009, 2009 IEEE 8th International Conference on ASIC.

[3]  Li Lei,et al.  Validating direct memory access interfaces with conformance checking , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Xiangyu Li,et al.  A specific data transfer controller for multiple crypto IPs in a security processor , 2017, 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[5]  Xin Chen,et al.  Design and implementation of DMA transfers in WISHBONE interface , 2015, 2015 10th International Conference on Communications and Networking in China (ChinaCom).