Estimation of Qualities and Inference of Operating Conditions for Optimization of Wafer Fabrication Using Artificial Intelligent Methods

After selecting the method, data acquired from the target process is used in data mining. The collected data should be sufficient in number and clean enough to perform the data mining. Due to insufficient data for wafer’s quality in this research quality evaluation was performed according to sampling inspection, not total inspection. The lack of data causes an over-fitted model and incorrect rules. To overcome these problems, an appropriate data preprocessing of the bootstrap method was used to generate additional data sufficient for a total inspection. Improvement of model performance was observed from the results. In the following, the target process of the ingot fabrication process, the proposed road map for data mining, the applied data mining techniques, and the application to the experimental data are presented.

[1]  M. Kenward,et al.  An Introduction to the Bootstrap , 2007 .

[2]  Hidekazu Terai,et al.  A GA-based Floorplanning method for Topological Constraint , 2005 .

[3]  A. L. Warrick,et al.  An approach for improving yield with intentional defects , 2002, 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259).

[4]  Toshiro Kubota,et al.  An automated defect detection system for silicon carbide wafers , 2002, Proceedings IEEE SoutheastCon 2002 (Cat. No.02CH37283).

[5]  Chi-Feng Wu,et al.  Image processing techniques for wafer defect cluster identification , 2002, IEEE Design & Test of Computers.

[6]  C. Maleville,et al.  Defect detection on SOI wafers using laser scattering tools , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[7]  Sang-Chan Park,et al.  Design of intelligent data sampling methodology based on data mining , 2001, IEEE Trans. Robotics Autom..

[8]  A. Singh,et al.  Random defect limited yield using a deterministic model , 2001, 2001 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (IEEE Cat. No.01CH37160).

[9]  Makoto Ono,et al.  In-line wafer inspection data warehouse for automated defect limited yield analysis , 2000, 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072).

[10]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .