Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits

This paper presents gate level delay dependent probabilistic fault models for CMOS circuits operating at sub-threshold and near-threshold supply voltages. A bottom-up approach has been employed: SPICE simulations have been used to derive higher level error models implemented using Verilog HDL. HSPICE Monte-Carlo simulations show that the delay dependent probabilistic nature of these faults is due to the process-voltage-temperature (PVT) variations which affect the circuits operating at very low supply voltages. For gate level error analysis, mutant based simulated fault injection (SFI) techniques have been employed for combinational net list reliability analysis. Four types of gate level fault models, with different accuracies, are proposed. Our findings show that the proposed SFI method presents a 2X-5X simulation time overhead compared to the simulation of the gold circuit, with respect to SPICE analysis, the proposed method requires three orders of magnitude less simulation time.

[1]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[2]  Pedro J. Gil,et al.  Injecting intermittent faults for the dependability validation of commercial microcontrollers , 2008, 2008 IEEE International High Level Design Validation and Test Workshop.

[3]  Parag K. Lala,et al.  Fault injection for verifying testability at the VHDL level , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[4]  Jiaoyan Chen,et al.  Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[5]  Saurabh Dighe,et al.  A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[6]  Krishna V. Palem,et al.  Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Raoul Velazco,et al.  SEU Fault-Injection in VHDL-Based Processors: A Case Study , 2012, 2012 13th Latin American Test Workshop (LATW).

[8]  Vivek De.  Near-threshold voltage design in nanoscale CMOS , 2013, DATE '13.

[9]  Liyi Xiao,et al.  An Automated Fault Injection Technique Based on VHDL Syntax Analysis and Stratified Sampling , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[10]  Mark Zwolinski,et al.  Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis , 2011, 2011 Design, Automation & Test in Europe.