Power-Up Sequence Control for MTCMOS Designs

Power gating is effective for reducing standby leakage power as multi-threshold CMOS (MTCMOS) designs have become popular in the industry. However, a large inrush current and dynamic IR drop may occur when a circuit domain is powered up with MTCMOS switches. This could in turn lead to improper circuit operation. We propose a novel framework for generating a proper power-up sequence of the switches to control the inrush current of a power-gated domain while minimizing the power-up time and reducing the dynamic IR drop of the active domains. We also propose a configurable domino-delay circuit for implementing the sequence. Experimental results based on state-of-the-art industrial designs demonstrate the effectiveness of the proposed framework in limiting the inrush current, minimizing the power-up time, and reducing the dynamic IR drop. Results further confirm the efficiency of the framework in handling large-scale designs with more than 80 K power switches and 100 M transistors.

[1]  Azadeh Davoodi,et al.  Wake-up protocols for controlling current surges in MTCMOS-based technology , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[2]  Shih-Chieh Chang,et al.  An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[4]  Taewhan Kim,et al.  Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Shih-Chieh Chang,et al.  An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Jiing-Yuan Lin,et al.  DFM/DFY practices during physical designs for timing, signal integrity, and power , 2007, 2007 Asia and South Pacific Design Automation Conference.

[7]  Luca Benini,et al.  Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  David Z. Pan,et al.  Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce , 2007, J. Low Power Electron..

[9]  Volkan Kursun,et al.  Ground-Bouncing-Noise-Aware Combinational MTCMOS Circuits , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Malgorzata Marek-Sadowska,et al.  Power gating scheduling for power/ground noise reduction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[11]  Mohamed I. Elmasry,et al.  Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique , 2002, DAC '02.

[12]  Jiing-Yuan Lin,et al.  Experiences of low power design implementation and verification , 2008, 2008 Asia and South Pacific Design Automation Conference.

[13]  Tsun-Ming Tseng,et al.  Power-switch routing for coarse-grain MTCMOS technologies , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[14]  Shin'ichiro Mutoh,et al.  1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[15]  Massoud Pedram,et al.  Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[16]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[17]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[18]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[19]  Lei He,et al.  Distributed sleep transistors network for power reduction , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).