High Throughput Pipelined Architecture for AES Cipher

There has been a significant rise in internet and wireless device users, raising the need for security to protect consumer data shared over open networks. Field Programmable Gate Arrays (FPGAs) are particularly desirable alternative for hardware implementation of cryptographic algorithm. This paper discusses hardware implementation of AES algorithm on a Field Programmable Gate Array (FPGA) platform with focus on high throughput and low area constraint. In the proposed design, an efficient pipelined architecture for AES encryption/decryption is realized using unrolled and external pipelining techniques. The proposed design is implemented on different families Virtex-5 and Spartan-6 of FPGA platform. This design obtained maximum throughput of 37.57 Gbps and 32.44 Gbps on Virtex-5 and Spartan-6, respectively. Along with throughput, it also got maximum frequency and high throughput per slice with significant number of slices.

[1]  Nalini C. Iyer,et al.  Efficient Hardware Architectures for AES on FPGA , 2011 .

[2]  Bibhudendra Acharya,et al.  A comparative survey on lightweight block ciphers for resource constrained applications , 2019, Int. J. High Perform. Syst. Archit..

[3]  Bibhudendra Acharya,et al.  A comparative survey on lightweight block ciphers for resource constrained applications , 2019 .

[4]  Chih-Peng Fan,et al.  FPGA IMPLEMENTATIONS OF HIGH THROUGHPUT SEQUENTIAL AND FULLY PIPELINED AES ALGORITHM , 2008 .

[5]  Kaisa Nyberg,et al.  Perfect Nonlinear S-Boxes , 1991, EUROCRYPT.

[6]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[7]  Akashi Satoh,et al.  A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[8]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Pulkit Singh,et al.  High Throughput Architecture for KLEIN Block Cipher in FPGA , 2019, 2019 9th Annual Information Technology, Electromechanical Engineering and Microelectronics Conference (IEMECON).

[10]  Saeed Sharifian,et al.  An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA , 2015, Microprocess. Microsystems.

[11]  Jean-Didier Legat,et al.  Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[12]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[13]  Andrey Bogdanov,et al.  PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.

[14]  P.V. Anandmohan,et al.  High Throughput, low cost, Fully Pipelined Architecture for AES Crypto Chip , 2006, 2006 Annual IEEE India Conference.

[15]  Wael M. Badawy,et al.  A novel pipelined threads architecture for AES encryption algorithm , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[16]  Chae Hoon Lim,et al.  mCrypton - A Lightweight Block Cipher for Security of Low-Cost RFID Tags and Sensors , 2005, WISA.

[17]  Wenling Wu,et al.  LBlock: A Lightweight Block Cipher , 2011, ACNS.

[18]  Tim Good,et al.  Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment) , 2007, IET Inf. Secur..

[19]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[20]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[21]  Yee Wei Law,et al.  KLEIN: A New Family of Lightweight Block Ciphers , 2010, RFIDSec.

[22]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .