Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression
暂无分享,去创建一个
[1] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[2] Sani R. Nassif,et al. The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] W. Dehaene,et al. Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.
[4] Jian Wang,et al. SRAM parametric failure analysis , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[5] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[6] Yehea I. Ismail,et al. Accurate Estimation of SRAM Dynamic Stability , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[8] Borivoje Nikolic,et al. Large-Scale SRAM Variability Characterization in 45 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[9] J. Lohstroh. Static and dynamic noise margins of logic circuits , 1979 .
[10] Vivek De,et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[11] Zheng Guo,et al. Large-scale read/write margin measurement in 45nm CMOS SRAM arrays , 2008, 2008 IEEE Symposium on VLSI Circuits.
[12] Rajiv V. Joshi,et al. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[13] Zheng Guo,et al. SRAM stability characterization using tunable ring oscillators in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[14] D. Schmitt-Landsiedel,et al. Analysis of Read Current and Write Trip Voltage Variability From a 1-MB SRAM Test Structure , 2008, IEEE Transactions on Semiconductor Manufacturing.
[15] Zheng Guo,et al. Characterization of Dynamic SRAM Stability in 45 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.
[16] C. Radens,et al. A Sub-600-mV, Fluctuation Tolerant 65-nm CMOS SRAM Array With Dynamic Cell Biasing , 2008, IEEE Journal of Solid-State Circuits.