Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
暂无分享,去创建一个
[1] Mikko H. Lipasti,et al. Dynamic Verification of Cache Coherence Protocols , 2004 .
[2] Shubhendu S. Mukherjee,et al. Transient fault detection via simultaneous multithreading , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[3] Sarita V. Adve,et al. Shared Memory Consistency Models: A Tutorial , 1996, Computer.
[4] Mark D. Hill,et al. A system-level specification framework for I/O architectures , 1999, SPAA '99.
[5] Edward J. McCluskey,et al. Error detection by duplicated instructions in super-scalar processors , 2002, IEEE Trans. Reliab..
[6] Albert Meixner,et al. Dynamic verification of sequential consistency , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[7] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[8] Sarita V. Adve,et al. The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.
[9] Leslie Lamport,et al. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs , 2016, IEEE Transactions on Computers.
[10] Paul Barford,et al. Generating representative Web workloads for network and server performance evaluation , 1998, SIGMETRICS '98/PERFORMANCE '98.
[11] Eric Rotenberg,et al. AR-SMT: a microarchitectural approach to fault tolerance in microprocessors , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).
[12] Milo M. K. Martin,et al. Simulating a $ 2 M Commercial Server on a $ 2 K PC T , 2001 .
[13] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[14] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[15] Milo M. K. Martin,et al. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[16] Todd M. Austin,et al. Efficient checker processor design , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.
[17] Anoop Gupta,et al. Two Techniques to Enhance the Performance of Memory Consistency Models , 1991, ICPP.
[18] David A. Wood,et al. Full-system timing-first simulation , 2002, SIGMETRICS '02.
[19] Anoop Gupta,et al. Memory consistency and event ordering in scalable shared-memory multiprocessors , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[20] Josep Torrellas,et al. ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors , 2002, ISCA.
[21] James R. Goodman,et al. Improving the throughput of synchronization by insertion of delays , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[22] Jerome H. Saltzer,et al. End-to-end arguments in system design , 1984, TOCS.
[23] David A. Wood,et al. Dynamic verification of end-to-end multiprocessor invariants , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..
[24] Mikko H. Lipasti,et al. Verifying sequential consistency using vector clocks , 2002, SPAA '02.
[25] Leslie Lamport,et al. Time, clocks, and the ordering of events in a distributed system , 1978, CACM.
[26] Dean M. Tullsen,et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[27] Michel Dubois,et al. Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models , 2000, IEEE Trans. Parallel Distributed Syst..
[28] Phillip B. Gibbons,et al. Testing Shared Memories , 1997, SIAM J. Comput..
[29] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.
[30] Michel Dubois,et al. Verification techniques for cache coherence protocols , 1997, CSUR.
[31] Mikko H. Lipasti,et al. Memory ordering: a value-based approach , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[32] Todd M. Austin,et al. DIVA: a reliable substrate for deep submicron microarchitecture design , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[33] Mark D. Hill,et al. Lamport clocks: verifying a directory cache-coherence protocol , 1998, SPAA '98.