Towards a scalable, low-power all-optical architecture for networks-on-chip

This article proposes a scalable wavelength-routed optical Network on Chip (NoC) based on the Spidergon topology, named Power-efficient Scalable Wavelength-routed Network-on-chip (PeSWaN). The key idea of the proposed all-optical architecture is the utilization of per-receiver wavelengths in the data network to prevent network contention and the adoption of per-sender wavelengths in the control network to avoid end-point contention. By performing a series of simulations, we study the efficiency of the proposed architecture, its power and energy consumption, and the data transmission delay. Moreover, we compare the proposed architecture with electrical NoCs and alternative ONoC architectures under various traffic patterns.

[1]  Nicola Concer,et al.  Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  Oded Cohen,et al.  Mode-locked silicon evanescent lasers. , 2007, Optics express.

[3]  Hui Chen,et al.  On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions , 2005, IEEE Journal of Selected Topics in Quantum Electronics.

[4]  Zheng Wang,et al.  A novel optical mesh network-on-chip for gigascale systems-on-chip , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  M. Lipson.  Guiding, modulating, and emitting light on Silicon-challenges and opportunities , 2005, Journal of Lightwave Technology.

[6]  Manuel P. Malumbres,et al.  An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors , 2000, J. Syst. Archit..

[7]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[8]  Fabien Mieyeville,et al.  System Level Assessment of an Optical NoC in an MPSoC Platform , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[10]  David H. Albonesi,et al.  Phastlane: a rapid transit optical routing network , 2009, ISCA '09.

[11]  Mikko H. Lipasti,et al.  Optical tokens in many-core processors , 2010 .

[12]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[13]  Shaahin Hessabi,et al.  Contention-free on-chip routing of optical packets , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[14]  K.C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982, IEEE Transactions on Electron Devices.

[15]  A. Varga,et al.  THE OMNET++ DISCRETE EVENT SIMULATION SYSTEM , 2003 .

[16]  Jim Gray,et al.  What next?: A dozen information-technology research goals , 1999, JACM.

[17]  Benjamin G. Lee,et al.  All-Optical Comb Switch for Multiwavelength Message Routing in Silicon Photonic Networks , 2008, IEEE Photonics Technology Letters.

[18]  Nevin Kirman,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS 2010.

[19]  S. Hessabi,et al.  Evaluation of Traffic Pattern Effect on Power Consumption in Mesh and Torus Network-on-Chips , 2007, 2007 International Symposium on Integrated Circuits.

[20]  Y. Vlasov,et al.  Ultrafast-pulse self-phase modulation and third-order dispersion in Si photonic wire-waveguides. , 2006, Optics express.

[21]  Michal Lipson,et al.  Multiple-wavelength integrated photonic networks based on microring resonator devices , 2007 .

[22]  W. Arden.  The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .

[23]  Frédéric Gaffiot,et al.  On-Chip Optical Interconnect for Low-Power , 2004, Ultra Low-Power Electronics and Design.

[24]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[25]  Josep Torrellas,et al.  An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors , 1996, Proceedings of SPDP '96: 8th IEEE Symposium on Parallel and Distributed Processing.

[26]  Long Chen,et al.  Optical 4x4 hitless slicon router for optical networks-on-chip (NoC). , 2008, Optics express.

[27]  Bruno Lavigne,et al.  Transparent optical packet switching: the European ACTS KEOPS project approach , 1998 .

[28]  F MartínezJosé,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010 .

[29]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[30]  Hong Xu,et al.  Efficient implementation of barrier synchronization in wormhole-routed hypercube multicomputers , 1992, [1992] Proceedings of the 12th International Conference on Distributed Computing Systems.

[31]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[32]  Alyssa B. Apsel,et al.  Leveraging Optical Technology in Future Bus-based Chip Multiprocessors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[33]  Lionel M. Ni,et al.  Efficient implementation of barrier synchronization in wormhole-routed hypercube multicomputers , 1992 .

[34]  Michal Lipson,et al.  PINIP based high-speed high-extinction ratio micron-size silicon electrooptic modulator. , 2007, Optics express.

[35]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[36]  B. Jalali,et al.  Add-drop filters utilizing vertically-coupled microdisk resonators in silicon , 2004, The 17th Annual Meeting of the IEEELasers and Electro-Optics Society, 2004. LEOS 2004..

[37]  Roberto Proietti,et al.  Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks , 2009 .

[38]  Hui Chen,et al.  Predictions of CMOS compatible on-chip optical interconnect , 2005, SLIP '05.

[39]  Luca P. Carloni,et al.  On the Design of a Photonic Network-on-Chip , 2007, First International Symposium on Networks-on-Chip (NOCS'07).