Edge triggered pulse latch design with delayed latching edge for radiation hardened application
暂无分享,去创建一个
We describe a novel edge triggered pulse latch design with delayed latching edge. Combined with dual interlocked cell (DICE) slave latch stage, the presented design is radiation hardened to both static single event upset (SEU) and dynamic single event transient (SET) on its internal sensitive nodes. Delayed latching edge design enables a new block level radiation hardening circuit design approach to trade timing resources in nontiming critical paths with the radiation hardness.
[1] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .
[2] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .