Test Pattern Generation for Stuck-Open Faults Using Stuck-At Test Sets in CMOS Combinational Circuits

In this paper we investigate two aspects regarding the detection of stuck-open (SOP) faults using stuck-at test sets. First, we measure the SOP fault coverage of stuck-at test sets for various CMOS combinational circuits. The SOP fault coverage is compared with that of random pattern test sets. Second, we propose a method to improve the SOP fault coverage of stuck-at test sets by organizing the test sequence of stuck-at test sets. The performance of the proposed method is compared with that of a competing method. Experimental results show that the proposed method leads to smaller test sets and shorter processing time while achieving high SOP fault coverage.

[1]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[2]  John A. Newkirk,et al.  An Algorithm to Generate Tests for MOS Circuits at the Switch Level , 1985, ITC.

[3]  H. K. Lee,et al.  A CMOS stuck-open fault simulator , 1989, Proceedings. IEEE Energy and Information Technologies in the Southeast'.

[4]  Barry K. Rosen,et al.  Efficient Fault Simulation of CMOS Circuits with Accurate Models , 1986, ITC.

[5]  Sudhakar M. Reddy,et al.  Transistor Level Test Generation for MOS Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.

[6]  Zvonko G. Vranesic,et al.  On Fault Detection in CMOS Logic Networks , 1983, 20th Design Automation Conference Proceedings.

[7]  Yacoub M. El-Ziq,et al.  Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.

[8]  Janusz Rajski,et al.  Stuck-open and transition fault testing in CMOS complex gates , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[9]  Y.M. Elzig.  Automatic Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, 18th Design Automation Conference.

[10]  Vishwani D. Agrawal,et al.  Test Generation for MOS Circuits Using D-Algorithm , 1983, 20th Design Automation Conference Proceedings.