A destructive evolutionary algorithm process

This paper describes the application of evolutionary search to the problem of flash memory wear-out. Flash memory differs from standard RAM in that it can wear out due to the manner in which it is programmed. The operating parameters, such as voltage levels, of flash memory are notoriously difficult to determine, as the optimal values vary from batch to batch. The current method in use is an expensive and time-consuming manual process of destructive testing. Understandably, this process is normally undertaken only at design time and testing on individual batches is normally not feasible. The results are sub-optimum solutions which do not minimise wear-out over the lifetime of the device. This is an enormously important issue in manufacturing, as most Flash Memory devices requiring reliability (e.g. solid state device disk drives) often have 100% or more redundancy to compensate for the wear-out rates. We establish the viability of a hardware platform that utilises an Evolutionary Algorithm to perform destructive experimentation on hard silicon in order to discover optimal or, at least favourable, operating parameter settings automatically in a manufacturing environment. Here, we describe this hardware and reveal results demonstrating an average life extension of between 250 and 350% over the factory set conditions with a maximum life extension exhibited of 700% all for cells within the same device over the factory settings. Furthermore, since the process is automated, it is possible to leverage the spread between process batches to further enhance device specifications, facilitating the near no-cost life extension of a split-gate flash memory device.

[1]  Kewal K. Saluja,et al.  Testing flash memories , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[2]  J. Lien,et al.  Degradations due to hole trapping in flash memory cells , 1989, IEEE Electron Device Letters.

[3]  Approved June,et al.  IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays , 1991 .

[4]  U. Sharma,et al.  Improved performance and reliability of split gate source-side injected flash memory cells , 1996, International Electron Devices Meeting. Technical Digest.

[5]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[6]  Tetsuo Endoh,et al.  Extended data retention characteristics after more than 10/sup 4/ write and erase cycles in EEPROMs , 1990, 28th Annual Proceedings on Reliability Physics Symposium.

[7]  R. Fowler,et al.  Electron Emission in Intense Electric Fields , 1928 .

[8]  Melanie Mitchell,et al.  What makes a problem hard for a genetic algorithm? Some anomalous results and their explanation , 1993, Machine Learning.

[9]  S. Haddad,et al.  An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.

[10]  Tetsuo Endoh,et al.  Reliability issues of flash memory cells , 1993, Proc. IEEE.

[11]  C. Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984 .

[12]  Colin R. Reeves,et al.  Using Genetic Algorithms with Small Populations , 1993, ICGA.

[13]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[14]  John J. Grefenstette,et al.  Optimization of Control Parameters for Genetic Algorithms , 1986, IEEE Transactions on Systems, Man, and Cybernetics.