ASIP decoder architecture for convolutional and LDPC codes

In this paper we present a multi-mode decoder architecture for convolutional codes and structured low-density parity-check (LDPC) codes based on a novel computation unit that is able to process Min-Sum as well as Add-Compare-Select (ACS) operations. Realized as application-specific instruction set processor (ASIP), this allows decoding of a vast number of different channel codes and implementation of various communication standards' channel coding schemes with just one single IPcore. Implemented in 130 nm technology, this results in a Viterbi decoding throughput of 30 Mbit/s at 200 MHz for an area of 745 kGates and power consumption of 130 mW.

[1]  J.P. Derutin,et al.  Design of a Scalable Network of Communicating Soft Processors on FPGA , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[2]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[3]  N. Wehn,et al.  FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding , 2008, 2008 5th International Symposium on Turbo Codes and Related Topics.

[4]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[5]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Norbert Wehn,et al.  A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment , 2008, 2008 Design, Automation and Test in Europe.

[7]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[8]  Gerhard Fettweis,et al.  Synchronous Transfer Architecture (STA) , 2004, SAMOS.

[9]  Gerhard Fettweis,et al.  A High-Throughput Programmable Decoder for LDPC Convolutional Codes , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).