An Efficient HW/SW Implementation of the H.263 Video Coder in FPGA

In this paper, we present an efficient HW/SW codesign architecture for H.263 video coder and its FPGA implementation. Each module of the coder is investigated to find which approach between HW and SW is better to achieve real-time processing speed as well as flexibility. The hardware portion include the discrete cosine transform (DCT) and inverse DCT (IDCT). Remaining parts were realized in software with NIOS II softcore processor. This paper also introduces efficient design methods for HW and SW modules. In hardware, an efficient architecture for the 2-D DCT and 2-D IDCT is suggested to reduce the chip size. Software optimization technique is also explored by using the fast block-matching algorithm for motion estimation (ME). The whole design are described in VHDL language and implemented in stratix EP2S60 FPGA. Finally, the coder has been tested on the altera NIOS II development board.

[1]  G.S. Moschytz,et al.  Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[2]  Sung-Ok Kim,et al.  A FAST COMPUTATIONAL ALGORITHM FOR DISCRETE COSINE TRANSFORM , 1989 .

[3]  Lap-Pui Chau,et al.  A novel hexagon-based search algorithm for fast block motion estimation , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[4]  P. Kadionik,et al.  New design using a VHDL description for DCT based circuits , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[5]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[6]  Chein-Wei Jen,et al.  A simple processor core design for DCT/IDCT , 2000, IEEE Trans. Circuits Syst. Video Technol..

[7]  Bing Zeng,et al.  A new three-step search algorithm for block motion estimation , 1994, IEEE Trans. Circuits Syst. Video Technol..

[8]  Lurng-Kuo Liu,et al.  A block-based gradient descent search algorithm for block motion estimation in video coding , 1996, IEEE Trans. Circuits Syst. Video Technol..

[9]  N. Cho,et al.  Fast algorithm and implementation of 2-D discrete cosine transform , 1991 .

[10]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[11]  Lai-Man Po,et al.  A novel four-step search algorithm for fast block motion estimation , 1996, IEEE Trans. Circuits Syst. Video Technol..

[12]  Ahmed Ben Atitallah,et al.  Optimization and Implementation on Fpga of the DCT/IDCT Algorithm , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[13]  Faouzi Kossentini,et al.  H.263+: video coding at low bit rates , 1998, IEEE Trans. Circuits Syst. Video Technol..

[14]  F. Ghozzi,et al.  Hardware platform design for real-time video applications , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..