Corner effects in SOI-Tri gate FinFET structure by using 3D Process and device simulations

SOI FinFET transistors have emerged as novel devices having superior controls over short channel effects (SCE) than the conventional MOS transistor devices. However despite these advantages, these also exhibit certain other undesirable characteristics such as corner effects, quantum effects, tunneling etc. Usually, the corner effect deteriorates the performance by increasing the leakage current. In this work, the corner effect of Tri-gate FinFETs are investigated by 3D Process and device simulation and their electrical characteristics are compared for different body doping and bias conditions. It has been observed that the corner effect in small size SOI tri gated FinFETs for typical device parameters do not deteriorate the performance. An enhancement in the on state current and sub-threshold performance have been observed.

[1]  V. Trivedi,et al.  Suppression of corner effects in triple-gate MOSFETs , 2003, IEEE Electron Device Letters.

[2]  S. Hareland,et al.  Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[3]  J.G. Fossum,et al.  On the feasibility of nanoscale triple-gate CMOS transistors , 2005, IEEE Transactions on Electron Devices.

[4]  Tomislav Suligoj,et al.  Suppression of corner effects in wide-channel triple-gate bulk FinFETs , 2010 .

[5]  L. Dreeskornfeld,et al.  A comprehensive study of corner effects in tri-gate transistors , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).