Metal gate work function engineering on gate leakage of MOSFETs

We present a systematic study of tunneling leakage current in metal gate MOSFETs and how it is affected by the work function of the metal gate electrodes. Physical models used for simulations were corroborated by experimental results from SiO/sub 2/ and HfO/sub 2/ gate dielectrics with TaN electrodes. In bulk CMOS results show that, at the same capacitance equivalent oxide thickness (CET) at inversion, replacing a poly-Si gate by metal reduces the gate leakage appreciably by one to two orders of magnitude due to the elimination of polysilicon gate depletion. It is also found that the work function /spl Phi//sub B/ of a metal gate affects tunneling characteristics in MOSFETs. It is particularly significant when the transistor is biased at accumulation. Specifically, the increase of /spl Phi//sub B/ reduces the gate-to-channel tunneling in off-biased n-FET and the use of a metal gate with midgap /spl Phi//sub B/ results in a significant reduction of gate to source/drain extension (SDE) tunneling in both n- and p-FETs. Compared to bulk FET, double gate (DG) FET has much lower off-state leakage due to the smaller gate to SDE tunneling. This reduction in off-state leakage can be as much as three orders of magnitude when high-/spl kappa/ gate dielectric is used. Finally, the benefits of employing metal gate DG structure in future CMOS scaling are discussed.

[1]  A. Toriumi,et al.  Accurate characterization of electron and hole inversion-layer capacitance and its impact on low voltage operation of scaled MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  M.-R. Lin,et al.  Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates , 2002, Digest. International Electron Devices Meeting,.

[3]  Chenming Hu,et al.  Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs , 2002 .

[4]  Enrico Sangiorgi,et al.  Characterization of tunneling current in ultra-thin gate oxide , 2000 .

[5]  Y. Taur An analytical solution to a double-gate MOSFET with undoped body , 2000 .

[6]  Enrico Sangiorgi,et al.  Tunneling into interface states as reliability monitor for ultrathin oxides , 2000 .

[7]  Y. Hou,et al.  Direct tunneling hole currents through ultrathin gate oxides in metal-oxide-semiconductor devices , 2002 .

[8]  R. Wallace,et al.  High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[9]  S. Samavedam,et al.  Metal gates for advanced sub-80-nm SOI CMOS technology , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[10]  Jeffrey Bokor,et al.  Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[11]  C.H. Lee,et al.  Self-aligned ultra thin HfO/sub 2/ CMOS transistors with high quality CVD TaN gate electrode , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[12]  Zhiping Yu,et al.  Impact of gate direct tunneling current on circuit performance: a simulation study , 2001 .

[13]  J. Wortman,et al.  Analysis of tunneling currents and reliability of NMOSFETs with sub-2 nm gate oxides , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[14]  S. M. Jang,et al.  Edge hole direct tunneling in off-state ultrathin gate oxide p-channel MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[15]  T. Skotnicki Polysilicon gate with depletion-or-metallic gate with buried channel: what evil worse ? , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[16]  M.F. Li,et al.  Quantum tunneling and scalability of HfO2 and HfAlO gate stacks , 2002, Digest. International Electron Devices Meeting,.

[17]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[18]  D. Kwong,et al.  High quality CVD TaN gate electrode for sub-100 nm MOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).