An Energy-Efficient High-Swing PAM-4 Voltage-Mode Transmitter

As the data rate of high-speed I/Os continues to increase, four-level pulse amplitude modulation (PAM-4) is adopted to improve the bandwidth density and link margin at 50 Gb/s and beyond. Compared to non-return-to-zero (NRZ) signaling, however, the PAM-4 eye height is reduced, which calls for larger transmitter swing to maintain signal-to-noise-ratio. A new energy-efficient transmitter is proposed to generate large swing PAM-4 signals with a cascode voltage-mode driver and supporting pre-drivers and logic circuits. By reconfiguring the pull-up and pull-down branches based on the transmit data and steering the bypass currents, the proposed voltage-mode driver significantly reduces power consumption compared to conventional implementation while maintaining impedance matching. Voltage stacking technique is adopted for pre-drivers to further improve energy efficiency. To demonstrate the new transmitter design, a prototype 56 Gb/s PAM-4 transmitter is designed using a generic 28-nm CMOS technology with a 2-V power supply voltage. It achieves a overall output swing of 2 V and a minimum eye height of 490 mV with good linearity (98.7% level separation mismatch ratio). Compared to a conventional voltage-mode transmitter design with the same swing, the static power consumption of the new transmitter is reduced almost by half (from 30 mW to 16 mW), and its overall energy efficiency improves from 0.7 pJ/b to 0.5 pJ/b.

[1]  Hui Wu,et al.  A case for globally shared-medium on-chip interconnect , 2011, ISCA.

[2]  Enrico Monaco,et al.  6.4 A 64Gb/s PAM-4 transmitter with 4-Tap FFE and 2.26pJ/b energy efficiency in 28nm CMOS FDSOI , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Jorge Pernillo,et al.  3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Yong Wang,et al.  Design high bandwidth-density, low latency and energy efficient on-chip interconnect , 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[5]  Matteo Bassi,et al.  A High-Swing 45 Gb/s Hybrid Voltage and Current-Mode PAM-4 Transmitter in 28 nm CMOS FDSOI , 2016, IEEE Journal of Solid-State Circuits.

[6]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[7]  Emre Salman,et al.  High Performance Integrated Circuit Design , 2012 .

[8]  Kok Lim Chan,et al.  A 32.75-Gb/s Voltage-Mode Transmitter With Three-Tap FFE in 16-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[9]  Jri Lee,et al.  Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies , 2015, IEEE Journal of Solid-State Circuits.

[10]  Hui Wu,et al.  High Swing Pulse-Amplitude Modulation of Transmission Line Links for On-Chip Communication , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Samuel Palermo,et al.  A Reconfigurable 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[12]  Bo Zhang,et al.  3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[13]  Hiva Hedayati,et al.  A 56Gb/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[14]  Peng Liu,et al.  Using Transmission Lines for Global On-Chip Communication , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[15]  Jri Lee,et al.  2.3 60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[16]  Elad Alon,et al.  Power analysis and optimization for high-speed I/O transceivers , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).