Two-sample PLL with improved frequency response applied to single-phase current sensorless bridgeless PFCs

A new implementation of the recently proposed fixed-frequency two-sample (2S) quadrature generation subsystem (QSG) digital Phase Locked Loop PLL, applicable to single-phase Power Factor Correction (PFC), is proposed. Its characteristics are high accuracy and low computational burden. The proposed PLL includes a frequency feedback loop to improve the synchronization under line frequency variations. Its performance within a digital controller of a current sensorless bridgeless PFC is evaluated by simulations and experimentally. The obtained results are compared with previously published PLLs in the literature.

[1]  Atul Gupta,et al.  Comparative Study of Single Phase PLL Algorithms for Grid Synchronization Applications , 2012 .

[2]  Wilson Eberle,et al.  A Phase-Shifted Gating Technique With Simplified Current Sensing for the Semi-Bridgeless AC–DC Converter , 2013, IEEE Transactions on Vehicular Technology.

[3]  C Picardi,et al.  A simple and low-cost PLL structure for single-phase grid-connected inverters , 2010, SPEEDAM 2010.

[4]  Ilya Galkin,et al.  Implementation of single-phase grid synchronization module with low-end microcontrollers , 2014, 2014 55th International Scientific Conference on Power and Electrical Engineering of Riga Technical University (RTUCON).

[5]  Regan Zane,et al.  Universal Digital Controller for Boost CCM Power Factor Correction Stages Based on Current Rebuilding Concept , 2014, IEEE Transactions on Power Electronics.

[6]  A. Pigazo,et al.  Performance analysis of 1ϕ T/4 PLLs with secondary control path in current sensorless bridgeless PFCs , 2016, 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL).

[7]  Ilya Galkin,et al.  Optimizing of sampling in a low-cost single-phase instantaneous AC-grid synchronization unit with discrete calculation of derivative function , 2015, IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society.

[8]  Josep M. Guerrero,et al.  Dynamics Assessment of Advanced Single-Phase PLL Structures , 2013, IEEE Transactions on Industrial Electronics.

[9]  Milan M. Jovanovic,et al.  Performance Evaluation of Bridgeless PFC Boost Rectifiers , 2007, IEEE Transactions on Power Electronics.

[10]  Martin Ordonez,et al.  Control Design of a PFC With Harmonic Mitigation Function for Small Hybrid AC/DC Buildings , 2016, IEEE Transactions on Power Electronics.

[11]  Juan C. Vasquez,et al.  Single-Phase PLLs: A Review of Recent Advances , 2017, IEEE Transactions on Power Electronics.

[12]  Leonardo A. B. Tôrres,et al.  Comparison of Three Single-Phase PLL Algorithms for UPS Applications , 2008, IEEE Transactions on Industrial Electronics.

[13]  Alberto Pigazo,et al.  An Efficient FPGA Implementation of a Quadrature Signal-Generation Subsystem in SRF PLLs in Single-Phase PFCs , 2017, IEEE Transactions on Power Electronics.

[14]  Dushan Boroyevich,et al.  Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems , 2011, IEEE Transactions on Industrial Electronics.

[15]  Nady Rocha,et al.  A Bridgeless Controlled Rectifier for Single Split-Phase Systems , 2017, IEEE Transactions on Industry Applications.

[16]  Yao Sun,et al.  A Control Method for Bridgeless Cuk/Sepic PFC Rectifier to Achieve Power Decoupling , 2017, IEEE Transactions on Industrial Electronics.

[17]  Marco Liserre,et al.  Grid Converters for Photovoltaic and Wind Power Systems , 2011 .

[18]  C. B. Jacobina,et al.  Synchronization method for asymmetrical bridgeless boost rectifier , 2011, XI Brazilian Power Electronics Conference.