Towards System level modeling and synthesis

In this paper we present COSMOS, a system level synthesis framework which is in progress at IMAG. COSMOS is aimed to bridge the gap between the system level development tools and existing synthesis tools. The underlying methodology of the COSMOS framework involves three steps, starting with a spcxifcation at the communicating system level. Communication synthesis would then trangorm this into a set of interconnected sy.rtems. These would then be partitioned into interconnected processes that would be fed into a standard behavioral synthesis tools..

[1]  Florence Maraninchi,et al.  Argonaute: Graphical Description, Semantics and Verification of Reactive Systems by Using a Process Algebra , 1989, Automatic Verification Methods for Finite State Systems.

[2]  Wolfgang A. Halang,et al.  A function oriented architecture for process control systems minimizing internal data transfer costs , 1990 .

[3]  Steve Carlson,et al.  Introduction to Hdl-Based Design Using Vhdl , 1990 .

[4]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[5]  Osamu Karatsu,et al.  VLSI Design Language Standardization Effort in Japan , 1989, 26th ACM/IEEE Design Automation Conference.

[6]  Daniel Gajski,et al.  Chippe: a system for constraint driven behavioral synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Doron Drusinsky,et al.  Using statecharts for hardware description and synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Ahmed Amine Jerraya,et al.  Meta VHDL for Higher Level Controller Modeling and Synthesis , 1991, VLSI.

[9]  Amnon Naamad,et al.  Statemate: a working environment for the development of complex reactive systems , 1988, ICSE '88.

[10]  Daniel Brand,et al.  Towards Analyzing and Synthesizing Protocols , 1980, IEEE Trans. Commun..

[11]  Charles L. Seitz,et al.  Concurrent VLSI Architectures , 1984, IEEE Transactions on Computers.

[12]  Mohamed G. Gouda,et al.  Synthesis of Communicating Finite-State Machines with Guaranteed Progress , 1984, IEEE Trans. Commun..

[13]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[14]  Gregory R. Andrews,et al.  Concepts and Notations for Concurrent Programming , 1983, CSUR.

[15]  Edmund M. Clarke,et al.  A language for compositional specification and verification of finite state hardware controllers , 1991 .

[16]  Daniel D. Gajski,et al.  SpecCharts : A Language for System Level Synthesis , 1991 .

[17]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Nikil Dutt,et al.  A User Interface for VHDL Behavioral Modeling , 1991 .

[19]  Gérard Berry,et al.  The ESTEREL Synchronous Programming Language and its Mathematical Semantics , 1984, Seminar on Concurrency.

[20]  Franz J. Rammig,et al.  System Level Design , 1993 .