VDNROM: A Novel Four-Bits-Per-Cell Vertical Channel Dual-Nitride-Trapping-Layer ROM for High Density Flash Memory Applications
暂无分享,去创建一个
Ru Huang | Xing Zhang | Yan Li | Yangyuan Wang | Yimao Cai | Falong Zhou | Ao Guo | Xiaonan Shan | Jia Liu
[1] J. Bu,et al. On the go with SONOS , 2000 .
[2] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.
[3] S. Wolf,et al. Silicon Processing for the VLSI Era , 1986 .
[4] J. De Vos,et al. A new scalable self-aligned dual-bit split-gate charge-trapping memory device , 2005, IEEE Transactions on Electron Devices.
[5] Chih-Yuan Lu,et al. Studies of the reverse read method and second-bit effect of 2-bit/cell nitride-trapping device by quasi-two-dimensional model , 2006, IEEE Transactions on Electron Devices.
[6] B. Eitan,et al. A 512 Mb NROM flash data storage memory with 8 MB/s data rate , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[7] Yoshiaki Kamigaki,et al. MNOS Nonvolatile Semiconductor Memory Technology: Present and Future , 2001 .
[8] J. Bokor,et al. FinFET SONOS flash memory for embedded applications , 2003, IEEE International Electron Devices Meeting 2003.