A compact charge-based model to study the nanoscale undoped double gate MOSFETs for nanoelectronic circuit design using genetic algorithms

The analytical modeling of nanoscale devices is an important area of computer-aided design for fast and accurate nanoelectronic design and optimization. In the present paper, a new approach for modeling semiconductor devices, nanoscale double gate DG MOSFETs, by use of the gradual channel approximation (GC) approach and genetic algorithm optimization technique (GA) is presented. The proposed approach combines the universal optimization and fitting capability of GA and the cost-effective optimization concept of quantum correction, to achieve reliable, accurate and simple compact models for nanoelectronic circuit simulations. Our compact models give good predictions of the quantum capacitance, threshold voltage shift, quantum inversion charge density and drain current. These models have been verified with 2D self-consistent results from numerical calculations of the coupled Poisson-Schrodinger equations. The developed models can also be incorporated into nanoelectronic circuit simulators to study the nanoscale CMOS-based devices without impact on the computational time and data storage.

[1]  F. Stern Self-Consistent Results for n -Type Si Inversion Layers , 1972 .

[2]  Yuan Taur,et al.  Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs , 2001 .

[3]  N. Lakhdar,et al.  Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges , 2009, Microelectron. Reliab..

[4]  J. Jomaah,et al.  An explicit analytical charge-based model of undoped independent double gate MOSFET , 2006 .

[5]  B. Iniguez,et al.  A Quasi-Two-Dimensional Compact Drain–Current Model for Undoped Symmetric Double-Gate MOSFETs Including Short-Channel Effects , 2008, IEEE Transactions on Electron Devices.

[6]  F. Djeffal,et al.  A neural approach to study the scaling capability of the undoped Double-Gate and cylindrical Gate All Around MOSFETs , 2008 .

[7]  E. Harrell,et al.  A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs , 2003 .

[8]  Laura Painton,et al.  Genetic algorithms in optimization of system reliability. , 1995 .

[9]  Y. Taur,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004 .

[10]  M. Chahdi,et al.  An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter , 2007 .

[11]  Qiang Chen,et al.  Nanoscale metal?oxide?semiconductor field-effect transistors: scaling limits and opportunities , 2004 .

[12]  F. Danneville,et al.  Compact-Modeling Solutions For Nanoscale Double-Gate and Gate-All-Around MOSFETs , 2006, IEEE Transactions on Electron Devices.

[13]  S. Datta,et al.  nanoMOS 2.5: A two-dimensional simulator for quantum transport in double-gate MOSFETs , 2003 .

[14]  M. Patil,et al.  Drain current model for nanoscale double-gate MOSFETs , 2009 .

[15]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[16]  D. Munteanu,et al.  Quantum short-channel compact modeling of drain-current in double-gate MOSFET , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[17]  Tsu-Jae King,et al.  A comparison study of symmetric ultrathin-body double-gate devices with metal source/drain and doped source/drain , 2005, IEEE Transactions on Electron Devices.

[18]  A. Lázaro,et al.  High frequency and noise model of gate-all-around metal-oxide-semiconductor field-effect transistors , 2009 .

[19]  J. A. López-Villanueva,et al.  Effects of the inversion-layer centroid on the performance of double-gate MOSFETs , 2000 .

[20]  Fayçal Djeffal,et al.  Design and simulation of a nanoelectronic DG MOSFET current source using artificial neural networks , 2007 .

[21]  A. Gnudi,et al.  Low-Field Electron Mobility Model for Ultrathin-Body SOI and Double-Gate MOSFETs With Extremely Small Silicon Thicknesses , 2007, IEEE Transactions on Electron Devices.

[22]  Fayçal Djeffal,et al.  Continuous analytic I—V model for GS DG MOSFETs including hot-carrier degradation effects , 2012 .

[23]  Antonio Lazaro,et al.  A compact quantum model of nanoscale double-gate metal-oxide-semiconductor field-effect transistor for high frequency and noise simulations , 2006 .

[24]  Shrinking limits of silicon MOSFETs: numerical study of 10 nm scale devices , 1999, cond-mat/9910258.

[25]  G. Baccarani,et al.  A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects , 1999 .

[26]  Supriyo Datta,et al.  The silicon MOSFET from a transmission viewpoint , 1998 .