Building a dynamically reconfigurable system through a high development flow

Partial Reconfiguration is one of the most attractive features of FPGAs. This feature provides new computing possibilities, such as the reduction of the total area required in a FPGA by means of functioning overlapping, or the modification of the design after its deployment, where a complete configuration is not needed. However, the design of partially reconfigurable systems is still a complex task. This work focuses on facilitating the design process and proposes a new development framework for dynamically configurable systems from high level UML/MARTE models which, starting from dynamically reconfigurable systems high level UML/MARTE models. Simulation and VHDL code are generated from those models, according to the specification requirements of the reconfigurable hardware captured in the specifications. To demonstrate this approach, a edge detection-based use case has been implemented with the developed framework.

[1]  Juanjo Noguera,et al.  Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling , 2004, TECS.

[2]  Da He,et al.  The SATURN Approach to SysML-Based HW/SW Codesign , 2010, ISVLSI.

[3]  Pierre Boulet,et al.  Gaspard2: from MARTE to SystemC Simulation , 2008 .

[4]  Douglas C. Schmidt,et al.  Guest Editor's Introduction: Model-Driven Engineering , 2006, Computer.

[5]  Luciano Baresi,et al.  SystemC Code Generation from UML Models , 2003 .

[6]  Brian Bailey,et al.  ESL Design and Verification: A Prescription for Electronic System Level Methodology , 2007 .

[7]  Clemens A. Szyperski,et al.  Component software - beyond object-oriented programming , 2002 .

[8]  Peter M. Athanas,et al.  Torc: towards an open-source tool flow , 2011, FPGA '11.

[9]  Christophe Bobda,et al.  Introduction to reconfigurable computing - architectures, algorithms, and applications , 2010 .

[10]  Wim Dehaene,et al.  UML for electronic systems design: a comprehensive overview , 2008, Des. Autom. Embed. Syst..

[11]  Juanjo Noguera,et al.  Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[12]  Eugenio Villar,et al.  Automatic synthesis of embedded SW for evaluating physical implementation alternatives from UML/MARTE models supporting memory space separation , 2014, Microelectron. J..

[13]  Wayne Wolf.  High-Performance Embedded Computing: Architectures, Applications, and Methodologies , 2006 .

[14]  Christophe Bobda,et al.  Introduction to Reconfigurable Computing , 2007 .

[15]  Sebastián López,et al.  Scalable Models for Autonomous Self-Assembled Reconfigurable Systems , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[16]  Marian Adamski.  Design of reconfigurable logic controllers from hierarchical UML state machines , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.

[17]  Amir Pnueli,et al.  Synthesis Revisited: Generating Statechart Models from Scenario-Based Requirements , 2005, Formal Methods in Software and Systems Modeling.

[18]  Guy Gogniat,et al.  A co-design approach for embedded system modeling and code generation with UML and MARTE , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[19]  Jean-Luc Dekeyser,et al.  Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: from high abstraction levels to code generation , 2010, Int. J. Embed. Syst..

[20]  Jean-Luc Dekeyser,et al.  Dynamic reconfiguration of modular I/O IP cores for avionic applications , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[21]  Alan D. George,et al.  Bitstream relocation with local clock domains for partially reconfigurable FPGAs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[22]  Wayne H. Wolf.  High-Performance Embedded Computing , 2007 .

[23]  Marco D. Santambrogio,et al.  Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems , 2008, 2008 Design, Automation and Test in Europe.

[24]  Juan Carlos Lopez,et al.  Facilitating Preemptive Hardware System Design Using Partial Reconfiguration Techniques , 2014, TheScientificWorldJournal.

[25]  Francisco Moya,et al.  Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs , 2013, J. Syst. Archit..

[26]  Brian Bailey,et al.  Taxonomy and Definitions for the Electronic System Level , 2007 .

[27]  Stuart Kent,et al.  Model Driven Engineering , 2002, IFM.

[28]  Marco A. Wehrmeister,et al.  Enhancing automatic generation of VHDL descriptions from UML/MARTE models , 2014, 2014 12th IEEE International Conference on Industrial Informatics (INDIN).

[29]  Elvinia Riccobene,et al.  A SoC design flow based on UML 2.0 and SystemC , 2005 .