Input vector monitoring on line concurrent BIST based on multilevel decoding logic

Input Vector Monitoring Concurrent Built-In Self Test (BIST) schemes provide the capability to perform testing while the Circuit Under Test (CUT) operates normally, by exploiting vectors that appear at the inputs of the CUT during its normal operation. In this paper a novel input vector monitoring concurrent BIST scheme is presented, that reduces considerably the imposed hardware overhead compared to previously proposed schemes.

[1]  Kewal K. Saluja,et al.  A concurrent testing technique for digital circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Sunil R. Das,et al.  Space compactor design in VLSI circuits based on graph theoretic concepts , 2005, IEEE Transactions on Instrumentation and Measurement.

[3]  Constantin Halatsis,et al.  A concurrent built-in self-test architecture based on a self-testing RAM , 2005, IEEE Transactions on Reliability.

[4]  Kewal K. Saluja,et al.  Theory, Analysis and Implementation of an On-LineBIST Technique , 1993 .

[5]  Hans-Joachim Wunderlich,et al.  Concurrent Self-Test with Partially Specified Patterns for Low Test Latency and Overhead , 2009, 2009 14th IEEE European Test Symposium.

[6]  Dimitris Gizopoulos,et al.  An Input Vector Monitoring Concurrent BIST scheme exploiting “X” values , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[7]  Yiorgos Makris,et al.  Concurrent error detection in asynchronous burst-mode controllers , 2005, Design, Automation and Test in Europe.

[8]  Constantin Halatsis,et al.  An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test Set , 2008, IEEE Transactions on Computers.

[9]  Yiorgos Makris,et al.  Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Yiorgos Makris,et al.  Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines , 2007, IEEE Transactions on Computers.

[11]  Yiorgos Makris,et al.  On concurrent error detection with bounded latency in FSMs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Constantin Halatsis,et al.  R-CBIST: an effective RAM-based input vector monitoring concurrent BIST technique , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[15]  Hans-Joachim Wunderlich,et al.  Efficient Concurrent Self-Test with Partially Specified Patterns , 2010, J. Electron. Test..

[16]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[17]  Constantin Halatsis,et al.  A low-cost concurrent BIST scheme for increased dependability , 2005, IEEE Transactions on Dependable and Secure Computing.

[18]  Yiorgos Makris,et al.  Compaction-based concurrent error detection for digital circuits , 2005, Microelectron. J..