Vector matrix multiplier on field programmable analog array

This paper presents a vector-matrix multiplier (VMM), which can be easily implemented on a field programmable analog array (FPAA). This VMM can be synthesized directly into the switch-fabric of the FPAA, allowing for incredibly dense matrix operations. As an important aspect of this system, we utilize a complete chain of tools that compile the VMM design from Simulink blocks onto the FPAA hardware. We also demonstrate the usefulness of the analog VMM by relying on it to perform two common signal processing tasks.

[1]  Arindam Basu,et al.  A Fully Integrated Architecture for Fast Programming of Floating Gates , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Arindam Basu,et al.  RASP 2.8: A new generation of floating-gate based field programmable analog array , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[3]  David V. Anderson,et al.  Placement for large-scale floating-gate field-programable analog arrays , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Csaba Petre,et al.  Automated conversion of Simulink designs to analog hardware on an FPAA , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[5]  Venkatesh Srinivasan,et al.  A 531 nW/MHz, 128/spl times/32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[6]  Christopher M. Twigg,et al.  Programmable Floating Gate FPAA Switches Are Not Dead Weight , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  P. Hasler,et al.  MATIA: a programmable 80 /spl mu/W/frame CMOS block matrix transform imager architecture , 2006, IEEE Journal of Solid-State Circuits.

[8]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.