Fsimac: a fault simulator for asynchronous sequential circuits
暂无分享,去创建一个
[1] S.M. Reddy,et al. On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Marly Roncken,et al. Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.
[3] David L. Dill,et al. Automatic synthesis of 3D asynchronous state machines , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[4] Ran Ginosar,et al. RAPPID: an asynchronous instruction length decoder , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[5] G. M. Birtwistle,et al. Asynchronous Digital Circuit Design , 1995, Workshops in Computing.
[6] Stephen H. Unger,et al. Asynchronous sequential switching circuits , 1969 .
[7] Shai Rotem,et al. CA-BIST for asynchronous circuits: a case study on the RAPPID asynchronous instruction length decoder , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).
[8] Santanu Chattopadhyay,et al. Additive cellular automata : theory and applications , 1997 .
[9] Ran Ginosar,et al. Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[10] Vishwani D. Agrawal,et al. Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[11] George D. Gristede,et al. Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability , 1999, IEEE J. Solid State Circuits.
[12] Alexander Saldanha,et al. Partial scan delay fault testing of asynchronous circuits , 1997, International Conference on Computer Aided Design.
[13] Janak H. Patel,et al. PROOFS: a fast, memory-efficient sequential circuit fault simulator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Marly Roncken,et al. Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[15] K.-T. Cheng,et al. A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.
[16] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[17] Kenneth Y. Yun,et al. Timing analysis for extended burst-mode circuits , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[18] Supratik Chakraborty,et al. Min-max timing analysis and an application to asynchronous circuits , 1999, Proc. IEEE.
[19] Parimal Pal Chaudhuri,et al. Additive Cellular Automata Theory and Applications Volume I , 1997 .