Design of a flexible 2-D discrete wavelet transform IP core for JPEG2000 image coding in embedded imaging systems

The increasingly demanding requirements of multimedia applications have led to the definition of complex image and video coding standards such as JPEG2000 and MPEG4. Implementation of image or video encoders or decoders on mobile device requires high integration densities together with ability for "real-time" (on-the-fly) data processing. Today, the electronic system design community is mainly concerned with defining efficient System-on-a-Chip (SoC) design methodologies in order to benefit from the high integration capabilities of current application-specific integrated circuit and field-programmable gate array technologies on the one hand, and manage the increasing algorithmic complexity of applications on the other hand. Intellectual property (IP) reuse is considered as the key to speed up the system design and verification flow and make it more reliable.In this context, we have introduced a novel methodology for VLSI implementation of computation-intensive algorithms targeting digital signal processing applications. Our methodology combines IP reuse and high-level synthesis (HLS) and introduces the notion of "Behavioral IP". This approach aims at leveraging IP re-usability through functional and architectural flexibility based on: (1) modeling a component's behavior at a high abstraction level and (2) benefiting from HLS tools for architectural exploration and hardware generation.In this paper, we illustrate our methodology in the case of a 2-D discrete wavelet transform IP core for JPEG2000 image compression. We describe the successive views of the component throughout the design flow, from the application level down to the architectural level. We also provide synthesis results showing the variety of dedicated architectures that can be generated depending on user-defined functional-level, system-level and architectural-level requirements. We compare the performance and re-usability of the set of obtained architectures versus hand-crafted RTL specifications.

[1]  Michel Barlaud,et al.  Image coding using wavelet transform , 1992, IEEE Trans. Image Process..

[2]  Rached Tourki,et al.  VLSI design of 1-D DWT architecture with parallel filters , 2000, Integr..

[3]  David W. Knapp.  Behavioral synthesis: digital system design using the synopsys behavioral compiler , 1996 .

[4]  C. Chakrabarti,et al.  Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[5]  Robert A. Walker,et al.  Efficiently searching the optimal design space , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[6]  Z. Sugar,et al.  Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[7]  Emmanuel Casseau,et al.  A Methodology for Behavioral Virtual Component Specification Targeting SoC Design with High-Level Synthesis Tools , 2001 .

[8]  Hugo De Man,et al.  An efficient VLSI architecture for 2-D wavelet image coding with novel image scan , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Philippe Coussy,et al.  Communication and Timing Constraints Analysis for IP Design and Integration , 2003, VLSI-SOC.

[10]  Emmanuel Casseau,et al.  High-level synthesis and behavioral VHDL writing style towards a methodology for behavioral IP reuse , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[11]  Emmanuel Casseau,et al.  Behavioral Virtual Components for Embedded Image Compression Systems , 2000 .

[12]  G..  A Theory for Multiresolution Signal Decomposition : The Wavelet Representation , 2004 .

[13]  Truong Q. Nguyen,et al.  Wavelets and filter banks , 1996 .

[14]  Catherine Lambert-Nebout,et al.  Status of onboard image compression for CNES space missions , 1999, Optics & Photonics.

[15]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based wavelet transform , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[16]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[17]  Sung Bum Pan,et al.  VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000 , 2002, Signal Process..

[18]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[19]  Yervant Zorian,et al.  2001 Technology Roadmap for Semiconductors , 2002, Computer.

[20]  I. Daubechies.  Orthonormal bases of compactly supported wavelets , 1988 .

[21]  John P. Elliott.  Understanding Behavioral Synthesis , 1999, Springer US.

[22]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[23]  C. Chakrabarti,et al.  Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[24]  John P. Elliott.  Understanding Behavioral Synthesis: A Practical Guide to High-Level Design , 1999 .

[25]  Raul Camposano.  Behavioral synthesis , 1995, IEEE Design & Test of Computers.

[26]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[27]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[28]  E. Casseau,et al.  SoC design using behavioral level virtual components , 2002, 9th International Conference on Electronics, Circuits and Systems.

[29]  I. Daubechies,et al.  Biorthogonal bases of compactly supported wavelets , 1992 .

[30]  Imed Moussa,et al.  Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper , 1999, DAC '99.

[31]  John V. McCanny,et al.  Design of Silicon IP Cores for Biorthogonal Wavelet Transforms , 2001, J. VLSI Signal Process..