Circuit Simulation for Nanoelectronics

Though electronics is a quite young field, it is found almost everywhere in nowadays life. It became an important industrial sector within a short time frame. Behind this success story, very advanced research is necessary to push further the possibilities of the technology. This led to decreasing dimensions, from millimeters in the 1950s to nanometers in current products. To emphasize the new challenges due to the small sizes, the term “nanoelectronics” was coined. One important field of nanoelectronics is circuit simulation which is strongly connected to numerical mathematics. This paper highlights with some examples the interaction between actual and future problems of nanoelectronics and their relation to mathematical research. It is shown that without significant progress of mathematics the simulation problems showing up cannot be solved any more.

[1]  H. G. Brachtendorf,et al.  Numerical steady state analysis of electronic circuits driven by multi-tone signals , 1996 .

[2]  Werner Römisch,et al.  Efficient transient noise analysis in circuit simulation , 2006 .

[3]  Technology and Device Modeling in Micro and Nano-electronics: Current and Future Challenges , 2007 .

[4]  Jaijeet Roychowdhury,et al.  Reduced-order modeling of time-varying systems , 1999 .

[5]  Olaf Schenk,et al.  The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  J. Meyer.  MOS models and circuit simulations , 1971 .

[7]  Frank Liu,et al.  Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals , 2004, ICCAD 2004.

[8]  R. Winkler.  Stochastic differential algebraic equations of index 1 and applications in circuit simulation , 2003 .

[9]  H.-S. Philip Wong.  Beyond the conventional transistor , 2002, IBM J. Res. Dev..

[10]  P. Rentrop,et al.  Multirate ROW methods and latency of electric circuits , 1993 .

[11]  J. Roychowdhury.  Analyzing circuits with widely separated time scales using numerical PDE methods , 2001 .

[12]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[13]  Diana Estévez Schwarz,et al.  Actual Problems of Circuit Simulation in Industry , 2003 .

[14]  Caren Tischendorf,et al.  Coupled Systems of Differential Algebraic and Partial Differential Equations in Circuit and Device Simulation , 2003 .

[15]  Stefan Schäffler,et al.  Transient Noise Simulation: Modeling and Simulation of 1/f -Noise , 2003 .

[16]  S. Selberherr,et al.  The extension of MINIMOS to a three dimensional simulation program , 1987, [1987] NASECODE V: Proceedings of the Fifth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits.

[17]  Lars Hedrich,et al.  Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking , 2004 .

[18]  H. C. Poon,et al.  An integral charge control model of bipolar transistors , 1970, Bell Syst. Tech. J..

[19]  Evelyn Buckwar,et al.  Multistep methods for SDEs and their application to problems with small noise , 2006, SIAM J. Numer. Anal..

[20]  Carlo de Falco,et al.  A Demonstrator Platform for Coupled Multiscale Simulation , 2007 .

[21]  Christian Bender.  An Itô formula for generalized functionals of a fractional Brownian motion with arbitrary Hurst parameter , 2003 .

[22]  Caren Tischendorf,et al.  PDAE models of integrated circuits and perturbation analysis , 2004 .

[23]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[24]  Michael Günther,et al.  A method of characteristics for solving multirate partial differential equations in radio frequency application , 2002 .

[25]  Stefan Schäffler,et al.  Adams methods for the efficient solution of stochastic differential equations with additive noise , 2007, Computing.

[26]  Michael Günther,et al.  A charge oriented mixed multirate method for a special class of index-1 network equations in chip design , 2005 .

[27]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[28]  T. Perry.  Donald O. Pederson [electronic engineering biography] , 1998, IEEE Spectrum.

[29]  Olaf Schenk,et al.  Solving unsymmetric sparse systems of linear equations with PARDISO , 2004, Future Gener. Comput. Syst..

[30]  C. W. Gear,et al.  Simultaneous Numerical Solution of Differential-Algebraic Equations , 1971 .

[31]  J. Ebers,et al.  Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[32]  P. Rentrop,et al.  Modeling, Simulation, and Optimization of Integrated Circuits , 2003 .

[33]  Michael W. Berry,et al.  Algorithm 844: Computing sparse reduced-rank approximations to sparse matrices , 2005, TOMS.