On the Influence of Hardware Design Options on Schedule Synthesis in Time-Triggered Real-Time Systems